Motore di ricerca datesheet componenti elettronici |
|
ADV7303AKST Scheda tecnica(PDF) 3 Page - Analog Devices |
|
ADV7303AKST Scheda tecnica(HTML) 3 Page - Analog Devices |
3 / 68 page REV. A –3– ADV7302A/ADV7303A–SPECIFICATIONS Parameter Min Typ Max Unit Test Conditions STATIC PERFORMANCE 1 Resolution 11 Bits Integral Nonlinearity ±1.0 LSB VAA = 2.5 V Differential Nonlinearity, +ve 2 0.125 LSB VAA = 2.5 V Differential Nonlinearity, –ve 2 1.0 LSB VAA = 2.5 V DIGITAL OUTPUTS Output Low Voltage, VOL 0.4 [0.4] 3 VISINK = 3.2 mA Output High Voltage, VOH 2.4 [2.0] 3 VISOURCE = 400 µA Three-State Leakage Current ±1.0 µAVIN = 0.4 V, 2.4 V Three-State Output Capacitance 2 pF DIGITAL AND CONTROL INPUTS Input High Voltage, VIH 2V Input Low Voltage, VIL 0.8 V Input Leakage Current 1 µAVIN = 2.4 V Input Capacitance, CIN 2pF ANALOG OUTPUTS Full-Scale Output Current 8.2 8.7 9.2 mA Output Current Range 8.2 8.7 9.2 mA Full-Scale Output Current 4.1 4.35 4.6 mA RSET1, 2 = 1520 Ω Output Current Range 4.1 4.35 4.6 mA RSET1, 2 = 1520 Ω DAC to DAC Matching 2.0 % Output Compliance Range, VOC 0 1.0 1.4 V Output Capacitance, COUT 7pF VOLTAGE REFERENCE Reference Range, VREF 1.15 1.235 1.3 V POWER REQUIREMENTS Normal Power Mode IDD 4 93 mA SD Only [8 ] 52 mA PS Only [4 ] 84 mA HDTV Only [2 ] 90 110 mA SD and PS 99 mA SD [8 ] and HDTV 108 mA SD and HDTV [2 ] IDD_IO 0.2 mA IAA 5, 6 70 75 mA 37 45 mA RSET1, 2 = 1520 Ω Sleep Mode IDD 130 µA IAA 10 µA IDD_IO 110 µA Power Supply Rejection Ratio 0.01 %/% NOTES 1Oversampling disabled. Static DAC performance will be improved with increased oversampling ratios. 2DNL measures the deviation of the actual DAC o/p voltage step from the ideal. For +ve DNL, the actual step value lies above the ideal step value; for –ve DNL, the actual step values lie below the ideal step value. 3Value in brackets for V DD_IO = 2.375 V to 2.750 V. 4I DD or the circuit current is the continuous current required to drive the digital core without the I PLL. 5I AA is the total current required to supply all DACs including the V REF circuitry and the PLL circuitry. 6All DACs on. Specifications subject to change without notice. (VAA = VDD = 2.375 V–2.625 V, VDD_IO = 2.375 V–3.600 V, VREF = 1.235 V, RSET = 760 , RLOAD = 150 , TMIN to TMAX (0 C to 70 C), unless otherwise noted.) |
Codice articolo simile - ADV7303AKST |
|
Descrizione simile - ADV7303AKST |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |