Motore di ricerca datesheet componenti elettronici |
|
GS81302DT38AGD-500 Scheda tecnica(PDF) 1 Page - GSI Technology |
|
GS81302DT38AGD-500 Scheda tecnica(HTML) 1 Page - GSI Technology |
1 / 26 page GS81302DT20/38AGD-633/550/500/450 144Mb SigmaQuad-II+ Burst of 4 SRAM 633 MHz–450 MHz 1.8 V VDD 1.8 V or 1.5 V I/O 165-Bump BGA Commercial Temp Industrial Temp Rev: 1.00a 5/2017 1/26 © 2017, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary Features • 2.5 Clock Latency • Simultaneous Read and Write SigmaQuad™ Interface • JEDEC-standard pinout and package • Dual Double Data Rate interface • Byte Write controls sampled at data-in time • Burst of 4 Read and Write • Dual-Range On-Die Termination (ODT) on Data (D), Byte Write (BW), and Clock (K, K) intputs • 1.8 V +100/–100 mV core power supply • 1.5 V or 1.8 V HSTL Interface • Pipelined read operation • Fully coherent read and write pipelines • ZQ pin for programmable output drive strength • Data Valid Pin (QVLD) Support • IEEE 1149.1 JTAG-compliant Boundary Scan • RoHS-compliant 165-bump BGA package SigmaQuad™ Family Overview The GS81302DT20/38AGD are built in compliance with the SigmaQuad-II+ SRAM pinout standard for Separate I/O synchronous SRAMs. They are 150,994,944-bit (144Mb) SRAMs. The GS81302DT20/38AGD SigmaQuad SRAMs are just one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems. Clocking and Addressing Schemes The GS81302DT20/38AGD SigmaQuad-II+ SRAMs are synchronous devices. They employ two input register clock inputs, K and K. K and K are independent single-ended clock inputs, not differential inputs to a single differential clock input buffer. Each internal read and write operation in a SigmaQuad-II+ B4 RAM is four times wider than the device I/O bus. An input data bus de-multiplexer is used to accumulate incoming data before it is simultaneously written to the memory array. An output data multiplexer is used to capture the data produced from a single memory array read and then route it to the appropriate output drivers as needed. Therefore the address field of a SigmaQuad-II+ B4 RAM is always two address pins less than the advertised index depth (e.g., the 8M x 18 has a 2M addressable index). Parameter Synopsis -633 -550 -500 -450 tKHKH 1.58 ns 1.81 ns 2.0 ns 2.2 ns tKHQV 0.45 ns 0.45 ns 0.45 ns 0.45 ns |
Codice articolo simile - GS81302DT38AGD-500 |
|
Descrizione simile - GS81302DT38AGD-500 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |