Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

GS8662DT37BGD-450 Scheda tecnica(PDF) 8 Page - GSI Technology

Il numero della parte GS8662DT37BGD-450
Spiegazioni elettronici  Dual Double Data Rate interface
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  GSI [GSI Technology]
Homepage  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8662DT37BGD-450 Scheda tecnica(HTML) 8 Page - GSI Technology

Back Button GS8662DT37BGD-450 Datasheet HTML 4Page - GSI Technology GS8662DT37BGD-450 Datasheet HTML 5Page - GSI Technology GS8662DT37BGD-450 Datasheet HTML 6Page - GSI Technology GS8662DT37BGD-450 Datasheet HTML 7Page - GSI Technology GS8662DT37BGD-450 Datasheet HTML 8Page - GSI Technology GS8662DT37BGD-450 Datasheet HTML 9Page - GSI Technology GS8662DT37BGD-450 Datasheet HTML 10Page - GSI Technology GS8662DT37BGD-450 Datasheet HTML 11Page - GSI Technology GS8662DT37BGD-450 Datasheet HTML 12Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
GS8662DT07/10/19/37BD-450/400/350/333/300
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00b 8/2017
8/28
© 2011, GSI Technology
FLXDrive-II Output Driver Impedance Control
HSTL I/O SigmaQuad-II+ SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to
VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be
5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is
between 175
 and 350. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts
in supply voltage and temperature. The SRAM’s output impedance circuitry compensates for drifts in supply voltage and
temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance
evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is
implemented with discrete binary weighted impedance steps.
Input Termination Impedance Control
These SigmaQuad-II+ SRAMs are supplied with programmable input termination on Data (D), Byte Write (BW), and Clock (K,K)
input receivers. The input termination is always enabled, and the impedance is programmed via the same RQ resistor (connected
between the ZQ pin and VSS) used to program output driver impedance, in conjuction with the ODT pin (6R). When the ODT pin
is tied Low, input termination is "strong" (i.e., low impedance), and is nominally equal to RQ*0.3 Thevenin-equivalent when RQ is
between 175Ω and 350Ω. When the ODT pin is tied High (or left floating—the pin has a small pull-up resistor), input termination
is "weak" (i.e., high impedance), and is nominally equal to RQ*0.6 Thevenin-equivalent when RQ is between 175Ω and 250Ω.
Periodic readjustment of the termination impedance occurs to compensate for drifts in supply voltage and temperature, in the same
manner as for driver impedance (see above).
Note:
D, BW, K, K inputs should always be driven High or Low; they should never be tri-stated (i.e., in a High-Z state). If the inputs are
tri-stated, the input termination will pull the signal to VDDQ/2 (i.e., to the switch point of the diff-amp receiver), which could cause
the receiver to enter a meta-stable state, resulting in the receiver consuming more power than it normally would. This could result
in the device’s operating currents being higher.
Separate I/O SigmaQuad II+ B4 SRAM Truth Table
Previous
Operation
A
R
W
Current
Operation
D
D
D
D
Q
Q
Q
Q
K
(tn-1)
K
(tn)
K
(tn)
K
(tn)
K
(tn)
K
(tn+1)
K
(tn+1½)
K
(tn+2)
K
(tn+2½)
K
(tn+2)
K
(tn+2½)
K
(tn+3)
K
(tn+3½)
Deselect
X
1
1
Deselect
X
X
Hi-Z
Hi-Z
Write
X
1
X
Deselect
D2
D3
Hi-Z
Hi-Z
Read
X
X
1
Deselect
X
X
Q2
Q3
Deselect
V
1
0
Write
D0
D1
D2
D3
Hi-Z
Hi-Z
Deselect
V
0
X
Read
X
X
Q0
Q1
Q2
Q3
Read
V
X
0
Write
D0
D1
D2
D3
Q2
Q3
Write
V
0
X
Read
D2
D3
Q0
Q1
Q2
Q3
Notes:
1. “1” = input “high”; “0” = input “low”; “V” = input “valid”; “X” = input “don’t care”
2. “—” indicates that the input requirement or output state is determined by the next operation.
3. Q0, Q1, Q2, and Q3 indicate the first, second, third, and fourth pieces of output data transferred during Read operations.
4. D0, D1, D2, and D3 indicate the first, second, third, and fourth pieces of input data transferred during Write operations.
5. Users should not clock in metastable addresses.


Codice articolo simile - GS8662DT37BGD-450

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
GSI Technology
GS8662DT37BGD-450I GSI-GS8662DT37BGD-450I Datasheet
505Kb / 28P
   JEDEC-standard pinout and package
More results

Descrizione simile - GS8662DT37BGD-450

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
GSI Technology
GS81302Q07GE-318I GSI-GS81302Q07GE-318I Datasheet
487Kb / 28P
   Dual Double Data Rate interface
GS8662DT20BD-500 GSI-GS8662DT20BD-500 Datasheet
556Kb / 33P
   Dual Double Data Rate interface
GS8662D38BGD-350 GSI-GS8662D38BGD-350 Datasheet
556Kb / 33P
   Dual Double Data Rate interface
GS81302D38AGD-500I GSI-GS81302D38AGD-500I Datasheet
446Kb / 26P
   Dual Double Data Rate interface
GS8342DT06BD-550I GSI-GS8342DT06BD-550I Datasheet
524Kb / 30P
   Dual Double Data Rate interface
GS8342DT20BGD-550 GSI-GS8342DT20BGD-550 Datasheet
524Kb / 30P
   Dual Double Data Rate interface
GS8672D19BGE-333 GSI-GS8672D19BGE-333 Datasheet
483Kb / 28P
   Dual Double Data Rate interface
GS81302DT06E-350I GSI-GS81302DT06E-350I Datasheet
515Kb / 31P
   Dual Double Data Rate interface
GS81302DT19E-450 GSI-GS81302DT19E-450 Datasheet
513Kb / 30P
   Dual Double Data Rate interface
GS8662D06BD-350 GSI-GS8662D06BD-350 Datasheet
556Kb / 33P
   Dual Double Data Rate interface
GS81302D06GE-450I GSI-GS81302D06GE-450I Datasheet
515Kb / 31P
   Dual Double Data Rate interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com