Motore di ricerca datesheet componenti elettronici |
|
TP3067 Scheda tecnica(PDF) 2 Page - National Semiconductor (TI) |
|
|
TP3067 Scheda tecnica(HTML) 2 Page - National Semiconductor (TI) |
2 / 18 page Connection Diagrams Dual-In-Line Package TLH5070 – 2 Top View Plastic Chip Carrier TLH5070 – 6 Top View Order Number TP3064J or TP3067J See NS Package J20A Order Number TP3064WM or TP3067WM See NS Package M20B Order Number TP3064N or TP3067N See NS Package N20A Order Number TP3064V or TP3067V See NS Package V20A Pin Description Symbol Function VPOa The non-inverted output of the receive power amplifier GNDA Analog ground All signals are referenced to this pin VPOb The inverted output of the receive power amplifier VPI Inverting input to the receive power amplifier VFRO Analog output of the receive filter VCC Positive power supply pin VCCea5Vg5% FSR Receive frame sync pulse which enables BCLKR to shift PCM data into DR FSR is an 8 kHz pulse train See Figures 2 and 3 for timing details DR Receive data input PCM data is shifted into DR following the FSR leading edge BCLKR The bit clock which shifts data into DR after the FSR leading edge May vary from 64 kHz CLKSEL to 2048 MHz Alternatively may be a logic input which selects either 1536 MHz1544 MHz or 2048 MHz for master clock in synchronous mode and BCLKX is used for both transmit and receive directions (see Table I) MCLKR Receive master clock Must be 1536 MHz 1544 MHz or 2048 MHz May be PDN asynchronous with MCLKX but should be synchronous with MCLKX for best performance When MCLKR is connected continuously low MCLKX is selected for all internal timing When MCLKR is connected continuously high the device is powered down Symbol Function MCLKX Transmit master clock Must be 1536 MHz 1544 MHz or 2048 MHz May be asynchronous with MCLKR Best performance is realized from synchronous operation BCLKX The bit clock which shifts out the PCM data on DX May vary from 64 kHz to 2048 MHz but must be synchronous with MCLKX DX The TRI-STATE PCM data output which is enabled by FSX FSX Transmit frame sync pulse input which enables BCLKX to shift out the PCM data on DX FSX is an 8 kHz pulse train see Figures 2 and 3 for timing details TSX Open drain output which pulses low during the encoder time slot ANLB Analog Loopback control input Must be set to logic ‘0’ for normal operation When pulled to logic ‘1’ the transmit filter input is disconnected from the output of the transmit preamplifier and connected to the VPOa output of the receive power amplifier GSX Analog output of the transmit input amplifier Used to externally set gain VFXIb Inverting input of the transmit input amplifier VFXIa Non-inverting input of the transmit input amplifier VBB Negative power supply pin VBBeb5Vg5% 2 |
Codice articolo simile - TP3067 |
|
Descrizione simile - TP3067 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |