Motore di ricerca datesheet componenti elettronici |
|
TLP750 Scheda tecnica(PDF) 4 Page - Toshiba Semiconductor |
|
TLP750 Scheda tecnica(HTML) 4 Page - Toshiba Semiconductor |
4 / 7 page TLP750 2002-09-25 4 (Note 8) CML is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic low state(VO < 0.8V). CMH is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic high state(VO > 2.0V). (Note 9) Maximum electrostatic discharge voltage for any pins: 100V(C=200pF, R=0) Test Circuit 1: Switching Time Test Circuit 1 8 7 6 5 3 4 2 RL VO Pulse Input PW=100µs Duty ratio=1/10 IF Monitor VCC=5V Output Monitor 1.5V 5V 1.5V VO IF 0 tpHL tpLH VOL IF Test Circuit 2: Common Mode Noise Immunity Test Circuit IF VCC=5V RL VO Pulse generator VCM ZO=50Ω VCM VO (IF=0mA) VOL 0.8V 2V 5V 0V 200V 90% 10% tf tr VO (IF=16mA) Output Monitor 1 8 7 6 5 3 4 2 ) ( ) ( = ) ( ) ( = µs f t V 160 L CM , µs r t V 160 H CM |
Codice articolo simile - TLP750 |
|
Descrizione simile - TLP750 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |