DRV

DONE

EN/

ONE_SHOT

DELAY/

M_DRV

NOT VALID M_DRV

VALID M_DRV

IGNORED M_DRV

DRV ALREADY LOW

DRV

DONE

EN/

ONE_SHOT

DELAY/

M_DRV

POR

RESISTANCE

READING

MISSED

DONE

FORCED

DRV RISING

11

TPL5110-Q1

www.ti.com

SNAS681 – FEBRUARY 2017

Product Folder Links: TPL5110-Q1

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated

Device Functional Modes (continued)

8.5 Programming

8.5.1 Configuring the Time Interval with the DELAY/M_DRV Pin

The time interval between 2 adjacent DRV pulses (falling edges, in timer mode) is selectable through an external

between 500Ω and 170kΩ. At least a 1% precision resistance is recommended. See section Selection of the

8.5.2 Manual MOSFET Power ON Applied to the DELAY/M_DRV Pin

If VDD is connected to the DELAY/M_DRV pin, the TPL5110-Q1 recognizes this as a manual MOSFET Power

ON condition. In this case the time interval is not set. If the manual MOSFET Power ON is asserted during the

POR or during the reading procedure, the reading procedure is aborted and is re-started as soon as the manual

MOSFET Power ON switch is released. A pulse on the DELAY/M_DRV pin is recognized as a valid manual

MOSFET Power ON only if it lasts at least 20ms (observation time is 30ms). The manual MOSFET Power ON

may be implemented using a switch (momentary mechanical action).

If the DRV is already LOW (MOSFET ON) the manual MOSFET Power ON is ignored.

Figure 11. Manual MOSFET Power ON in Timer Mode