Motore di ricerca datesheet componenti elettronici |
|
ADF4360-1BCP Scheda tecnica(PDF) 8 Page - Analog Devices |
|
ADF4360-1BCP Scheda tecnica(HTML) 8 Page - Analog Devices |
8 / 20 page PRELIMINARY TECHNICAL DATA REV. PrA 07/03 –8– ADF4360-2 R COUNTER The 14-bit R counter allows the input reference frequency to be divided down to produce the reference clock to the phase frequency detector (PFD). Division ratios from 1 to 16,383 are allowed. PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP The PFD takes inputs from the R counter and N counter (N=BP+A) and produces an output proportional to the phase and frequency difference between them. Figure 4 is a simplified schematic. The PFD includes a programmable delay element which controls the width of the anti-backlash pulse. This pulse ensures that there is no deadzone in the PFD transfer function and minimizes phase noise and reference spurs. Two bits in the R Counter Latch, ABP2 and ABP1 control the width of the pulse. See Page 14. Figure 4. PFD Simplified Schematic and Timing (In Lock) Figure 5. MUXOUT Circuit INPUT SHIFT REGISTER The ADF4360 family’s digital section includes a 24-bit input shift register, a 14-bit R counter and a 18-bit N counter, comprising a 5-bit A counter and a 13-bit B counter. Data is clocked into the 24-bit shift register on each rising edge of CLK. The data is clocked in MSB first. Data is transferred from the shift register to one of four latches on the rising edge of LE. The destination latch is determined by the state of the two control bits (C2, C1) in the shift register. These are the two lsb's DB1, DB0 as shown in the timing diagram of Figure 1. The truth table for these bits is shown in Table 1. Table 2 shows a summary of how the latches are programmed. Please note that the Test Modes Latch is used for Factory Testing snd should not be programmed by the user. Control Bits C2 C1 Data Latch 0 0 Control Latch 0 1 R Counter 1 0 N Counter (A & B) 1 1 Test Modes Latch HI HI D1 D2 Q1 Q2 CLR1 CLR2 CP U1 U2 U3 UP DOWN CHARGE PUMP ABP2 ABP1 CPGND VP R DIVIDER N DIVIDER R DIVIDER N DIVIDER CP OUTPUT Analog Lock Detect MUXOUT CONTROL Digital Lock Detect R Counter Output N Counter Output SDOUT MUX DV DD DGND Table I. C2, C1 Truth Table MUXOUT AND LOCK DETECT The output multiplexer on the ADF4360 family allows the user to access various internal points on the chip. The state of MUXOUT is controlled by M3, M2 and M1 in the Function Latch. The full truth table is shown on page 13. Figure 5 shows the MUXOUT section in block diagram form. Lock Detect MUXOUT can be programmed for two types of lock detect: digital lock detect and analog lock detect. Digital lock detect is active high. When LDP in the R Counter latch is set to 0, digital lock detect is set high when the phase error on three consecutive Phase Detector cycles is less than 15ns. With LDP set to "1", five consecutive cycles of less than 15ns phase error are required to set the lock detect. It will stay set high until a phase error of greater than 25ns is detected on any subsequent PD cycle. The N-channel open-drain analog lock detect should be operated with an external pull-up resistor of 10k Ω nominal. When lock has been detected this output will be high with narrow low-going pulses. |
Codice articolo simile - ADF4360-1BCP |
|
Descrizione simile - ADF4360-1BCP |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |