Motore di ricerca datesheet componenti elettronici |
|
ST16C650ACJ44 Scheda tecnica(PDF) 4 Page - Exar Corporation |
|
ST16C650ACJ44 Scheda tecnica(HTML) 4 Page - Exar Corporation |
4 / 53 page ST16C650A áç áç áç áç 2.90V TO 5.5V UART WITH 32-BYTE FIFO REV. 5.0.0 4 IOW 192117 I Input/Output Write (active high) Same as IOW# but active high. If this input is unused, it should be con- nected to GND to minimize supply current. CS0 12 14 9 I Chip Select 0 input (active high) This input selects the ST16C650A device. If CS1 or CS2# is used as the chip select then this pin must be connected to VCC. The 650A is selected when all three chip selects are active. See Figure 3 through Figure 5. CS1 131510 I Chip Select 1 input (active high) This input selects the ST16C650A device. If CS0 or CS2# is used as the chip select then this pin must be connected to VCC. The 650A is selected when all three chip selects are active. See Figure 3 through Figure 5. CS2# 14 16 11 I Chip Select 2 input (active low) This input selects the ST16C650A device. If CS0 or CS1 is used as the chip select then this pin must be connected to GND. The 650A is selected when all three chip selects are active. See Figure 3 through Figure 5. INT 303330 O Interrupt Output This output becomes active whenever the transmitter, receiver, line and/or modem status register has an active condition. See interrupt section for more detail. When IM# pin is at logic 0 (Intel bus mode), this interrupt out- put may be set to normal active high or active high open source to provide wire-OR capability by connecting a 1k to 10k ohms resistor between this pin and ground. AS# 25 28 24 I Address Strobe input (active low) In the Intel bus mode, the leading-edge transition of AS# latches the chip selects (CS0, CS1, CS2#) and the address lines A0, A1 and A2. This input is used when the address lines are not stable for the duration of a read or write operation. In devices with top mark date code of "I2 YYWW" and newer, the address bus is latched even if this input is not used. These devices feature a ’0 ns’ address hold time. See “AC Electrical Characteris- tics” . If not required, this input can be permanently tied to GND. TXRDY# 24 27 23 O UART Transmitter Ready (active low) The output provides the TX FIFO/THR status. See Table 2. If it is not used, leave it unconnected. RXRDY# 29 32 29 O UART Receiver Ready (active low) This output provides the RX FIFO/RHR status for receive channel A. See Table 2. If it is not used, leave it unconnected. PC Mode Interface Signals. Connect SEL pin to GND and IM# pin to GND to select PC Mode. A3 A4 A5 A6 A7 A8 A9 - - - - - - - 25 12 14 15 16 21 1 20 6 9 10 11 17 37 I PC mode additional Address Lines In the PC mode, these are the additional address lines from the host address bus. They are inputs to the on-board chip select decode function for COM 1-4 and LPT ports. See Table 1 for details. The pins A4 and A9 have internal 100k Ω pull-up resistors. NAME 40- PDIP PIN # 44- PLCC PIN # 48- TQFP PIN # TYPE DESCRIPTION |
Codice articolo simile - ST16C650ACJ44 |
|
Descrizione simile - ST16C650ACJ44 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |