Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

GS81302T06 Scheda tecnica(PDF) 8 Page - GSI Technology

Il numero della parte GS81302T06
Spiegazioni elettronici  144Mb SigmaDDRTM-II Burst of 2 SRAM
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  GSI [GSI Technology]
Homepage  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS81302T06 Scheda tecnica(HTML) 8 Page - GSI Technology

Back Button GS81302T06 Datasheet HTML 4Page - GSI Technology GS81302T06 Datasheet HTML 5Page - GSI Technology GS81302T06 Datasheet HTML 6Page - GSI Technology GS81302T06 Datasheet HTML 7Page - GSI Technology GS81302T06 Datasheet HTML 8Page - GSI Technology GS81302T06 Datasheet HTML 9Page - GSI Technology GS81302T06 Datasheet HTML 10Page - GSI Technology GS81302T06 Datasheet HTML 11Page - GSI Technology GS81302T06 Datasheet HTML 12Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 29 page
background image
Example x18 RAM Write Sequence using Byte Write Enables
Data In Sample Time
BW0
BW1
D0–D8
D9–D17
Beat 1
0
1
Data In
Don’t Care
Beat 2
1
0
Don’t Care
Data In
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03c 11/2011
8/29
© 2011, GSI Technology
GS81302T06/11/20/38E-500/450/400/350
FLXDrive-II Output Driver Impedance Control
HSTL I/O SigmaDDR-II+ SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to
VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be
5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is
between 175
Ω and 350Ω. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts
in supply voltage and temperature. The SRAM’s output impedance circuitry compensates for drifts in supply voltage and
temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance
evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is
implemented with discrete binary weighted impedance steps.
Input Termination Impedance Control
These SigmaDDR-II+ SRAMs are supplied with programmable input termination on Data (DQ), Byte Write (BW), and Clock (K,
K) input receivers. Input termination can be enabled or disabled via the ODT pin (6R). When the ODT pin is tied Low (or left
floating–the pin has a small pull-down resistor), input termination is disabled. When the ODT pin is tied High, input termination is
enabled. Termination impedance is programmed via the same RQ resistor (connected between the ZQ pin and VSS) used to
program output driver impedance, and is nominally RQ*0.6 Thevenin-equivalent when RQ is between 175
Ω and 250Ω. Periodic
readjustment of the termination impedance occurs to compensate for drifts in supply voltage and temperature, in the same manner
as for driver impedance (see above).
Notes:
1.
When ODT = 1, Byte Write (BW), and Clock (K, K) input termination is always enabled. Consequently, BW, K, K inputs
should always be driven High or Low; they should never be tri-stated (i.e., in a High-Z state). If the inputs are tri-stated, the
input termination will pull the signal to VDDQ/2 (i.e., to the switch point of the diff-amp receiver), which could cause the
receiver to enter a meta-stable state, resulting in the receiver consuming more power than it normally would. This could result
in the device’s operating currents being higher.
2.
When ODT = 1, DQ input termination is enabled during Write and NOP operations, and disabled during Read operations.
Specifically, DQ input termination is disabled 0.5 cycles before the SRAM enables its DQ drivers and starts driving valid Read
Data, and remains disabled until 0.5 cycles after the SRAM stops driving valid Read Data and disables its DQ drivers; DQ
input termination is enabled at all other times. Consequently, the SRAM Controller should disable its DQ input termination,
enable its DQ drivers, and drive DQ inputs (High or Low) during Write and NOP operations. And, it should enable its DQ
input termination and disable its DQ drivers during Read operations. Care should be taken during Write or NOP -> Read
transitions, and during Read -> NOP transitions, to minimize the time during which one device (SRAM or SRAM Controller)
has enabled its DQ input termination while the other device has not yet enabled its DQ driver. Otherwise, the input termination
will pull the signal to VDDQ/2 (i.e., to the switch point of the diff-amp receiver), which could cause the receiver to enter a meta-
stable state, resulting in the receiver consuming more power than it normally would. This could result in the device’s operating
currents being higher.


Codice articolo simile - GS81302T06

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
GSI Technology
GS81302T07 GSI-GS81302T07 Datasheet
441Kb / 31P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302T08E-250 GSI-GS81302T08E-250 Datasheet
483Kb / 36P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302T08E-250I GSI-GS81302T08E-250I Datasheet
483Kb / 36P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302T08E-300 GSI-GS81302T08E-300 Datasheet
483Kb / 36P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302T08E-300I GSI-GS81302T08E-300I Datasheet
483Kb / 36P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
More results

Descrizione simile - GS81302T06

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
GSI Technology
GS81302TT07 GSI-GS81302TT07 Datasheet
436Kb / 30P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302T07 GSI-GS81302T07 Datasheet
441Kb / 31P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302T18GE-333I GSI-GS81302T18GE-333I Datasheet
483Kb / 36P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302TT06 GSI-GS81302TT06 Datasheet
399Kb / 29P
   144Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302R08 GSI-GS81302R08 Datasheet
1Mb / 35P
   144Mb SigmaDDRTM-II Burst of 4 SRAM
GS8662TT20 GSI-GS8662TT20 Datasheet
443Kb / 31P
   72Mb SigmaDDRTM-II Burst of 2 SRAM
GS81302Q18GE-300I GSI-GS81302Q18GE-300I Datasheet
372Kb / 34P
   144Mb SigmaQuadTM-II Burst of 2 SRAM
GS81302Q08E-250I GSI-GS81302Q08E-250I Datasheet
640Kb / 33P
   144Mb SigmaQuadTM-II Burst of 2 SRAM
GS81302Q18AGD-333 GSI-GS81302Q18AGD-333 Datasheet
608Kb / 29P
   144Mb SigmaQuadTM-II Burst of 2 SRAM
GS81302Q18AGD-375I GSI-GS81302Q18AGD-375I Datasheet
608Kb / 29P
   144Mb SigmaQuadTM-II Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com