Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

GS81314LT19 Scheda tecnica(PDF) 8 Page - GSI Technology

Il numero della parte GS81314LT19
Spiegazioni elettronici  144Mb SigmaDDR-IVe??Burst of 2 Single-Bank ECCRAM?
Download  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  GSI [GSI Technology]
Homepage  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS81314LT19 Scheda tecnica(HTML) 8 Page - GSI Technology

Back Button GS81314LT19 Datasheet HTML 4Page - GSI Technology GS81314LT19 Datasheet HTML 5Page - GSI Technology GS81314LT19 Datasheet HTML 6Page - GSI Technology GS81314LT19 Datasheet HTML 7Page - GSI Technology GS81314LT19 Datasheet HTML 8Page - GSI Technology GS81314LT19 Datasheet HTML 9Page - GSI Technology GS81314LT19 Datasheet HTML 10Page - GSI Technology GS81314LT19 Datasheet HTML 11Page - GSI Technology GS81314LT19 Datasheet HTML 12Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 42 page
background image
GS81314LT19/37GK-933/800
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 3/2016
8/42
© 2015, GSI Technology
PLL Operation
A PLL is implemented in these devices to control all output timing. It uses the CK input clock as a source, and is enabled when all
of the following conditions are met:
1. RST is de-asserted Low, and
2. Either the PLL Enable pin (PLL) or the PLL Enable register bit (PLE) is asserted High, and
3. CK cycle time
 t
KHKH (max), as specified in the AC Timing Specifications section.
Once enabled, the PLL requires 64K stable clock cycles in order to lock/synchronize properly.
When the PLL is enabled, it aligns output clocks and read data to input clocks (with some fixed delay), and it generates all
mid-cycle output timing. See the Output Timing section for more information.
The PLL can tolerate changes in input clock frequency due to clock jitter (i.e. such jitter will not cause the PLL to lose lock/
synchronization), provided the cycle-to-cycle jitter does not exceed 200ps (see “tKJITcc” in the AC Timing Specifications section
for more information). However, the PLL must be resynchronized (i.e. disabled and then re-enabled) whenever the nominal input
clock frequency is changed.
The PLL is disabled when any of the following conditions are met:
1. RST is asserted High, or
2. Both the PLL Enable pin (PLL) and the PLL Enable register bit (PLE) are deasserted Low, or
3. CK is stopped for at least 30ns, or CK cycle time
 30ns.
On-Chip Error Correction
These devices implement a single-error correct, single-error detect (SEC-SED) ECC algorithm (specifically, a Hamming Code) on
each 18-bit data word transmitted in DDR fashion on each 9-bit data bus (i.e., transmitted on D/Q[8:0], D/Q[17:9], D/Q[26:18],
and D/Q[35:27]). To accomplish this, 5 ECC parity bits (invisible to the user) are utilized per every 18 data bits (visible to the
user). As such, these devices actually comprise 184Mb of memory, of which 144Mb are visible to the user.
The ECC algorithm cannot detect multi-bit errors. However, these devices are architected in such a way that a single SER event
very rarely causes a multi-bit error across any given “transmitted data unit”, where a “transmitted data unit” represents the data
transmitted as the result of a single read or write operation to a particular address. The extreme rarity of multi-bit errors results in
the SER mentioned previously (i.e., <0.002 FITs/Mb, measured at sea level).
Not only does the on-chip ECC significantly improve SER performance, but it can also free up the entire memory array for data
storage. Very often SRAM applications allocate 1/9th of the memory array (i.e., one “error bit” per eight “data bits”, in any 9-bit
“data byte”) for error detection (either simple parity error detection, or system-level ECC error detection and correction).
Depending on the application, such error-bit allocation may be unnecessary in these devices, in which case the entire memory array
can be utilized for data storage, effectively providing 12.5% greater storage capacity compared to SRAMs of the same density not
equipped with on-chip ECC.


Codice articolo simile - GS81314LT19

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
GSI Technology
GS81314LD18GK-106 GSI-GS81314LD18GK-106 Datasheet
496Kb / 40P
   Burst of 4 Multi-Bank ECCRAM
GS81314LD18GK-106I GSI-GS81314LD18GK-106I Datasheet
496Kb / 40P
   Burst of 4 Multi-Bank ECCRAM
GS81314LD18GK-133I GSI-GS81314LD18GK-133I Datasheet
496Kb / 40P
   Burst of 4 Multi-Bank ECCRAM
GS81314LD19 GSI-GS81314LD19 Datasheet
487Kb / 39P
   144Mb SigmaQuad-IVe??Burst of 4 Single-Bank ECCRAM?
GS81314LD19GK-800 GSI-GS81314LD19GK-800 Datasheet
487Kb / 39P
   Burst of 4 Single-Bank ECCRAM
More results

Descrizione simile - GS81314LT19

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
GSI Technology
GS81314PT18 GSI-GS81314PT18 Datasheet
497Kb / 40P
   144Mb SigmaDDR-IVe??Burst of 2 Single-Bank ECCRAM?
GS81314LQ19 GSI-GS81314LQ19 Datasheet
482Kb / 39P
   144Mb SigmaQuad-IVe??Burst of 2 Single-Bank ECCRAM?
GS81314PD19 GSI-GS81314PD19 Datasheet
487Kb / 39P
   144Mb SigmaQuad-IVe??Burst of 4 Single-Bank ECCRAM?
GS81314PQ18 GSI-GS81314PQ18 Datasheet
490Kb / 39P
   144Mb SigmaQuad-IVe??Burst of 2 Multi-Bank ECCRAM?
GS81314LQ18 GSI-GS81314LQ18 Datasheet
489Kb / 40P
   144Mb SigmaQuad-IVe??Burst of 2 Multi-Bank ECCRAM?
GS81314LD19 GSI-GS81314LD19 Datasheet
487Kb / 39P
   144Mb SigmaQuad-IVe??Burst of 4 Single-Bank ECCRAM?
GS81313LT18 GSI-GS81313LT18 Datasheet
381Kb / 29P
   144Mb SigmaDDR-IIIe??Burst of 2 ECCRAM?
GS81314PD18 GSI-GS81314PD18 Datasheet
496Kb / 39P
   144Mb SigmaQuad-IVe??Burst of 4 Multi-Bank ECCRAM?
GS81314LQ19GK-800 GSI-GS81314LQ19GK-800 Datasheet
482Kb / 39P
   Burst of 2 Single-Bank ECCRAM
GS81314PQ19GK-800I GSI-GS81314PQ19GK-800I Datasheet
484Kb / 39P
   Burst of 2 Single-Bank ECCRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com