Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

GS81314LQ18 Scheda tecnica(PDF) 7 Page - GSI Technology

Il numero della parte GS81314LQ18
Spiegazioni elettronici  144Mb SigmaQuad-IVe??Burst of 2 Multi-Bank ECCRAM?
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  GSI [GSI Technology]
Homepage  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS81314LQ18 Scheda tecnica(HTML) 7 Page - GSI Technology

Back Button GS81314LQ18 Datasheet HTML 3Page - GSI Technology GS81314LQ18 Datasheet HTML 4Page - GSI Technology GS81314LQ18 Datasheet HTML 5Page - GSI Technology GS81314LQ18 Datasheet HTML 6Page - GSI Technology GS81314LQ18 Datasheet HTML 7Page - GSI Technology GS81314LQ18 Datasheet HTML 8Page - GSI Technology GS81314LQ18 Datasheet HTML 9Page - GSI Technology GS81314LQ18 Datasheet HTML 10Page - GSI Technology GS81314LQ18 Datasheet HTML 11Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 40 page
background image
GS81314LQ18/36GK-133/120/106
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.09 5/2016
7/40
© 2014, GSI Technology
Power-Up and Reset Requirements
For reliability purposes, power supplies must power up simultaneously, or in the following sequence:
VSS, VDD, VDDQ, VREF and inputs.
Power supplies must power down simultaneously, or in the reverse sequence.
After power supplies power up, the following start-up sequence must be followed.
Step 1: Assert RST High for at least 1ms.
While RST is asserted high:
• The PLL is disabled.
• The states of R, W, and MRW control inputs are ignored.
Note: If possible, RST should be asserted High before input clocks begin toggling, and remain asserted High until input clocks are
stable and toggling within specification, in order to prevent unstable, out-of-spec input clocks from causing trouble in the SRAM.
Step 2: Begin toggling input clocks.
After input clocks begin toggling, but not necessarily within specification:
• Q are placed in the non-Read state, and remain so until the first Read operation.
• QVLD are driven Low, and remain so until the first Read operation.
• CQ, CQ begin toggling, but not necessarily within specification.
Step 3: Wait until input clocks are stable and toggling within specification.
Step 4: De-assert RST Low.
Step 5: Wait at least 384K (393,216) cycles.
During this time:
• Driver and ODT impedances are calibrated. Can take up to 320K cycles.
• The current source for the PLL is calibrated (based on RCS pin). Can take up to 64K cycles.
Step 6: Enable the PLL.
Step 7: Wait at least 64K (65,536) cycles for the PLL to lock.
After the PLL has locked:
• CQ, CQ begin toggling within specification.
Step 8: Continue initialization (see the Initialization Flow Chart).
Reset Usage
Although not generally recommended, RST may be asserted High at any time after completion of the initial power-up sequence
described above, to reset the SRAM control logic to its initial power-on state. However, whenever RST is subsequently de-asserted
Low, as in step 4 above, steps 5~7 above must be followed before normal operation is resumed. It is up the system to determine
whether further re-initialization beyond step 7 (as outlined in the Initialization Flow Chart) is required before normal operation is
resumed.
Note: Memory array content may be perturbed/corrupted when RST is asserted High.


Codice articolo simile - GS81314LQ18

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
GSI Technology
GS81314LQ18GK-106 GSI-GS81314LQ18GK-106 Datasheet
489Kb / 40P
   Burst of 2 Multi-Bank ECCRAM
GS81314LQ18GK-120 GSI-GS81314LQ18GK-120 Datasheet
489Kb / 40P
   Burst of 2 Multi-Bank ECCRAM
GS81314LQ18GK-133 GSI-GS81314LQ18GK-133 Datasheet
489Kb / 40P
   Burst of 2 Multi-Bank ECCRAM
More results

Descrizione simile - GS81314LQ18

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
GSI Technology
GS81314PQ18 GSI-GS81314PQ18 Datasheet
490Kb / 39P
   144Mb SigmaQuad-IVe??Burst of 2 Multi-Bank ECCRAM?
GS81314PD18 GSI-GS81314PD18 Datasheet
496Kb / 39P
   144Mb SigmaQuad-IVe??Burst of 4 Multi-Bank ECCRAM?
GS81314LQ19 GSI-GS81314LQ19 Datasheet
482Kb / 39P
   144Mb SigmaQuad-IVe??Burst of 2 Single-Bank ECCRAM?
GS81314PD19 GSI-GS81314PD19 Datasheet
487Kb / 39P
   144Mb SigmaQuad-IVe??Burst of 4 Single-Bank ECCRAM?
GS81314LD19 GSI-GS81314LD19 Datasheet
487Kb / 39P
   144Mb SigmaQuad-IVe??Burst of 4 Single-Bank ECCRAM?
GS81314LT19 GSI-GS81314LT19 Datasheet
513Kb / 42P
   144Mb SigmaDDR-IVe??Burst of 2 Single-Bank ECCRAM?
GS81314PT18 GSI-GS81314PT18 Datasheet
497Kb / 40P
   144Mb SigmaDDR-IVe??Burst of 2 Single-Bank ECCRAM?
GS81313LQ18GK-800 GSI-GS81313LQ18GK-800 Datasheet
352Kb / 26P
   144Mb SigmaQuad-IIIe Burst of 2 ECCRAM
GS81313LQ18 GSI-GS81313LQ18 Datasheet
352Kb / 26P
   144Mb SigmaQuad-IIIe??Burst of 2 ECCRAM?
GS81314LQ18GK-120 GSI-GS81314LQ18GK-120 Datasheet
489Kb / 40P
   Burst of 2 Multi-Bank ECCRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com