Motore di ricerca datesheet componenti elettronici |
|
CDCF5801DBQRG4 Scheda tecnica(PDF) 6 Page - Texas Instruments |
|
CDCF5801DBQRG4 Scheda tecnica(HTML) 6 Page - Texas Instruments |
6 / 22 page www.ti.com ABSOLUTE MAXIMUM RATINGS RECOMMENDED OPERATING CONDITIONS VDDPD 2 * 0.2 VDDPD 2 ) 0.2 VDDREF 2 * 0.2 VDDREF 2 ) 0.2 TIMING REQUIREMENTS Not Recommended for New Designs CDCF5801 SCAS698F – SEPTEMBER 2003 – REVISED APRIL 2006 over operating free-air temperature (unless otherwise noted)(1) VDDx(2) Supply voltage range -0.5 V to 4 V Voltage range at any output terminal -0.5 V to VDD + 0.5 V Voltage range at any input terminal -0.5 V to VDD + 0.5 V Tstg Storage temperature range -65 °C to 150°C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260 °C (1) Stresses beyond those listed under,, absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under,, recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) All voltage values are with respect to the GND terminals. POWER DISSIPATION RATING TABLE TA≤ 25°C POWER DERATING TA = 85°C PACKA RATING FACTOR(1) POWER RATING GE ABOVE TA = 25°C DBQ 830 mW 8.3 mW/ °C 332 mW (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow. MIN NOM MAX UNIT VDDP, VDDPA, VDDO Supply voltage 3 3.3 3.6 V VIH (CMOS) High-level input voltage 0.7 VDD V VIL (CMOS) Low-level input voltage 0.3 VDD V VIL (DLYCTRL, LEADLAG) Input signal low voltage V VIH (DLYCTRL, LEADLAG) Input signal high voltage V (VDDPD) Input reference voltage for DLYCNTRL and LEADLAG 1.2 VDD V IOH High-level output current -16 mA IOL Low-level output current 16 mA (VDDREF) (see Application Input reference voltage for REFCLK 1.2 VDD V section) VIL (see Application section) REFCLK input low voltage V VIH (see Application section) REFCLK input high voltage V TA Operating free-air temperature -40 85 °C PARAMETER MIN MAX UNIT Fmod Input frequency of modulation, (if driven by SSC CLKIN) 33 kHz Modulation index, nonlinear maximum 0.5% 0.6% SR Input slew rate 1 4 V/ns Input duty cycle on REFCLK 40% 60% Input frequency on REFCLK 12.5 240 MHz Output frequency on CLKOUT and CLKOUTB 25 280 MHz Allowable frequency on DLYCTRL 240 MHz 6 Submit Documentation Feedback |
Codice articolo simile - CDCF5801DBQRG4 |
|
Descrizione simile - CDCF5801DBQRG4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |