Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ADC1038 Scheda tecnica(PDF) 9 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Il numero della parte ADC1038
Spiegazioni elettronici  10-Bit Serial I/O A/D Converter with Analog Multiplexer
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo NSC - National Semiconductor (TI)

ADC1038 Scheda tecnica(HTML) 9 Page - National Semiconductor (TI)

Back Button ADC1038 Datasheet HTML 5Page - National Semiconductor (TI) ADC1038 Datasheet HTML 6Page - National Semiconductor (TI) ADC1038 Datasheet HTML 7Page - National Semiconductor (TI) ADC1038 Datasheet HTML 8Page - National Semiconductor (TI) ADC1038 Datasheet HTML 9Page - National Semiconductor (TI) ADC1038 Datasheet HTML 10Page - National Semiconductor (TI) ADC1038 Datasheet HTML 11Page - National Semiconductor (TI) ADC1038 Datasheet HTML 12Page - National Semiconductor (TI) ADC1038 Datasheet HTML 13Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 9 / 13 page
background image
1.0 Pin Descriptions (Continued)
started. When R/L is low the output data format
is left-justified; when high it is right-justified.
When right-justified, six leading “0”s are output
on DO before the MSB information; thus the
complete conversion result is shifted out in 16
clock periods.
DO
The data output pin. The A/D conversion result
(D0–D9) is output on this pin. This result can be
left- or right-justified depending on the value of
R/L bit shifted in on DI.
SARS
This pin is an output and indicates the status of
the internal successive approximation register
(SAR). When high, it signals that the A/D con-
version is in progress. This pin is set high after
the analog input sampling time (t
CA) and re-
mains high for 41 C
CLK periods. When SARS
goes low, the output shift register has been
loaded with the conversion result and another
A/D conversion sequence can be started.
CS
The chip select pin. When a low is applied to
this pin, the rising edge of S
CLK shifts the data
on DI into the address register.
OE
The output enable pin. When OE and CS are
both low the falling edge of S
CLK shifts out the
previous A/D conversion data on the DO pin.
CH0–CH7 The analog inputs of the MUX. A channel input
is selected by the address information at the DI
pin, which is loaded on the rising edge of S
CLK
into the address register.
Source impedances (R
S) driving these inputs
should be kept below 1 k
Ω.IfR
S is greater than
1k
Ω, the sampled data comparator will not
have enough time to acquire the correct value of
the applied input voltage.
The voltage applied to these inputs should not
exceed V
CC or go below DGND or AGND by
more than 50 mV. Exceeding this range on an
unselected channel will corrupt the reading of a
selected channel.
V
REF
+
The positive analog voltage reference for the ana-
log inputs. In order to maintain accuracy the volt-
age range of V
REF (VREF = VREF
+ −V
REF
)is
2.5 V
DC to 5.0 VDC and the voltage at VREF
+ cannot
exceed V
CC +50 mV.
V
REF
The negative voltage reference for the analog in-
puts. In order to maintain accuracy the voltage at
this pin must not go below DGND and AGND by
more than 50 mV or exceed 40% of V
CC (for VCC =
5V, V
REF
(max) = 2V).
V
CC
The power supply pin. The operating voltage range
of V
CC is 4.75 VDC to 5.25 VDC.VCC should be by-
passed with 10 µF and 0.1 µF capacitors to digital
ground for proper operation of the A/D converter.
DGND,
AGND
The digital and analog ground pins. In order to main-
tain accuracy the voltage difference between these
two pins must not exceed 300 mV.
GND The digital and analog ground pin for the ADC1031.
2.0 Functional Description
2.1 DIGITAL INTERFACE
The ADC1038 implement its serial interface via seven digital
control lines. There are two clock inputs for the ADC1038.
The S
CLK controls the rate at which the serial data exchange
occurs and the duration of the analog sampling time window.
The C
CLK controls the conversion time and must be continu-
ously enabled. A low on CS enables the rising edge of S
CLK
to shift in the serial multiplexer addressing data on the DI pin.
The first three bits of this data select the analog input chan-
nel (see the Channel Addressing Tables). The following bit,
R/L , selects the output data format (right-justified or
left-justified) for the conversion to be started. With CS and
OE low the DO pin is active (out of TRI-STATE®) and the fall-
ing edge of S
CLK shifts out the data from the previous analog
conversion. When the first conversion is started the data
shifted out on DO is erroneous as it depends on the state of
the Parallel Load 16-Bit Shift Register on power up, which is
unpredictable.
The ADC1031 implements its serial interface with only four
control pins since it has only one analog input and comes in
an eight pin mini-dip package. The S
CLK,CCLK, CS and DO
pins are available for the serial interface. The output data for-
mat cannot be selected and defaults to a left-justified format.
The state of DO is controlled by CS only.
2.2 OUTPUT DATA FORMAT
When R/L is low the output data format is left-justified; when
high it is right-justified. When right-justified, six leading “0”s
are output on DO before the MSB, and the complete conver-
sion result is shifted out in 16 clock periods.
2.3 CS HIGH DURING CONVERSION
With a continuous S
CLK input, CS must be used to synchro-
nize the serial data exchange. A valid CS is recognized if it
occurs at least 100 ns (t
SET-UP) before the rising edge of
S
CLK, thus causing data to be input on DI. If this does not oc-
cur there will be an uncertainty as to which S
CLK rising edge
will clock in the first bit of data. CS must remain low during
the complete I/O exchange. Also, OE needs to be low if data
from the previous conversion needs to be accessed.
2.3.1 CS LOW CONTINUOUSLY
Another way to accomplish synchronous serial communica-
tion is to tie CS low continuously and use SARS and S
CLK to
synchronize the serial data exchange. S
CLK can be disabled
low during the conversion time and enabled after SARS
goes low. With CS low during the conversion time a zero will
remain on DO until the conversion is completed. Once the
conversion is complete, the falling edge of SARS will shift
out on DO the MSB before S
CLK is enabled. This MSB would
be a leading zero if right-justified or D9 if left-justified. The
rest of the data will be shifted out once S
CLK is enabled as
discussed previously. If CS goes high during the conversion
sequence DO is put into TRI-STATE, and the conversion re-
sult is not affected so long as CS remains high until the end
of the conversion.
2.4 TYING S
CLK and CCLK TOGETHER
S
CLK and CCLK can be tied together. The total conversion
time will increase because the maximum clock frequency is
now 1 MHz. The timing diagrams and the serial I/O ex-
change time (10 S
CLK cycles) remain the same, but the con-
version time (T
C = 41 CCLK cycles) lengthens from a mini-
mum of 14 µs to a minimum of 41 µs. In the case where CS
www.national.com
9


Codice articolo simile - ADC1038

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
National Semiconductor ...
ADC1038 NSC-ADC1038 Datasheet
349Kb / 18P
   ADC1031/ADC1034/ADC1038 10-Bit Serial I/O A/D Converters with Analog Multiplexer and Track/Hold Function
More results

Descrizione simile - ADC1038

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Toshiba Semiconductor
TC35080P TOSHIBA-TC35080P Datasheet
730Kb / 11P
   10-BIT SERIAL I/O A/D CONVERTER
logo
National Semiconductor ...
ADC0811 NSC-ADC0811 Datasheet
323Kb / 14P
   8-Bit Serial I/O A/D Converter With 11-Channel Multiplexer
ADC0833 NSC-ADC0833 Datasheet
316Kb / 20P
   8-Bit Serial I/O A/D Converter with 4-Channel Multiplexer
ADC0819 NSC-ADC0819_09 Datasheet
694Kb / 16P
   8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer
ADC0819 NSC-ADC0819 Datasheet
279Kb / 12P
   8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer
logo
Texas Instruments
ADC0831-N TI-ADC0831-N Datasheet
2Mb / 40P
[Old version datasheet]   8-Bit Serial I/O A/D Converters with Multiplexer Options
logo
Micro Linear Corporatio...
ML2281 MICRO-LINEAR-ML2281 Datasheet
410Kb / 26P
   Serial I/O 8-Bit A/D Converters with Multiplexer Options
logo
National Semiconductor ...
ADC0831 NSC-ADC0831 Datasheet
755Kb / 33P
   8-Bit Serial I/O A/D Converters with Multiplexer Options
ADC1034 NSC-ADC1034 Datasheet
349Kb / 18P
   ADC1031/ADC1034/ADC1038 10-Bit Serial I/O A/D Converters with Analog Multiplexer and Track/Hold Function
logo
Texas Instruments
ADCV08832 TI1-ADCV08832 Datasheet
304Kb / 16P
[Old version datasheet]   8-Bit Serial I/O CMOS A/D Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com