0.00

5.00

10.00

15.00

20.00

0.00

1.00

2.00

3.00

4.00

5.00

6.00

7.00

Voltage (V)

C001

SN74LVC2G157

SCES207M – APRIL 1999 – REVISED JUNE 2015

www.ti.com

Typical Application (continued)

9.2.3 Application Curve

Figure 4. Max tpd vs Voltage of LVC Family

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the

table.

supply, a 0.1-

for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors

with values of 0.1

μF and 1 μF are commonly used in parallel. The bypass capacitor should be installed as close

to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed

separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection

occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to

1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed

capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight

and therefore some traces must turn corners. Figure 5 shows progressively better techniques of rounding

corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

10

Submit Documentation Feedback

Copyright © 1999–2015, Texas Instruments Incorporated

Product Folder Links: SN74LVC2G157