Motore di ricerca datesheet componenti elettronici |
|
TPD8S009DSMR Scheda tecnica(PDF) 6 Page - Texas Instruments |
|
|
TPD8S009DSMR Scheda tecnica(HTML) 6 Page - Texas Instruments |
6 / 19 page GND GND V CC D3– D3+ D2– D2+ D1– D1+ D0– D0+ TPD8S009 SLVS816A – JULY 2008 – REVISED DECEMBER 2015 www.ti.com 7 Detailed Description 7.1 Overview The TPD8S009 is an eight-channel TVS diode array for ESD protection. TPD8S009 is rated to dissipate contact ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4), with ±8-kV contact discharge ESD protection. The low capacitance (0.8 pF) of this device, coupled with the excellent matching between differential signal pairs enables this device to provide transient voltage suppression circuit protection for high-speed idfferential data rates (3-dB bandwidth > 4 GHz). The TPD8S009 offers an optional VCC supply pin which can be connected to system supply plane. There is a blocking diode at the VCC pin to enable the Ioff feature for the TPD8S009. The TPD8S009 can handle live signal at the signal pins when the VCC pin is connected to 0 V. The VCC pin allows all the internal circuit nodes of the TPD8S009 to be at known potential during start-up time. However, connecting the optional VCC pin to board supply plane doesn't affect the system level ESD performance of the TPD8S009. 7.2 Functional Block Diagram 7.3 Feature Description 7.3.1 IEC 61000-4-2 ESD Protection The I/O pins can withstand ESD events up to ±8-kV contact and ±9-kV air. An ESD and surge clamp diverts the current to ground. 7.3.2 IEC 61000-4-5 Surge Protection The I/O pins can withstand surge events up to 2.5 A and 25 W (8/20-µs waveform). An ESD and surge clamp diverts this current to ground. 7.3.3 I/O Capacitance The capacitance between each I/O pin to ground is 0.8 pF (typical). This device can support data rates up to 3.4 Gbps. 7.3.4 Low Leakage Current The I/O pins feature a low leakage current of 10 nA (typical) with an IO bias of 3.3 V and VCC bias of 5 V. 7.3.5 Supports High-Speed Differential Data Rates The I/O pins low capacitance of 0.8 pF (typical) gives them a typical –3-dB bandwidth > 4 GHz. This allows the TPD8S009 to protect interfaces with high-speed signals like HDMI 1.4. 6 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated Product Folder Links: TPD8S009 |
Codice articolo simile - TPD8S009DSMR |
|
Descrizione simile - TPD8S009DSMR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |