Motore di ricerca datesheet componenti elettronici |
|
TC3401VPE Scheda tecnica(PDF) 6 Page - Microchip Technology |
|
TC3401VPE Scheda tecnica(HTML) 6 Page - Microchip Technology |
6 / 16 page TC3401 DS21410B-page 6 © 2002 Microchip Technology Inc. 3.0 DETAILED DESCRIPTION The TC3401 has a 16-bit sigma-delta A/D converter. It has two differential inputs, an analog multiplexer, a VDD monitor with reset generator and an early warning Power Fail detector. See the Typical Application circuit and the Functional Block diagram. The key components of the TC3401 are described below. Also refer to Figure 3-5, A/D Operational Flowchart and the Timing Diagrams, Figure 3-1, Figure 3-2 and Figure 3-3. 3.1 A/D Converter Operation When the TC3401 is not converting, it is in Sleep mode with both the SCLK and SDAT lines high. An A/D conversion is initiated by a high to low transition on the SCLK line at which time the internal clock of the TC3401 is started and the address value (ADDR) is internally latched. The address value steers the analog multiplexer to select the input channel to be converted. Each additional high to low transition of SCLK (follow- ing the initial SCLK falling edge) during the time interval t4, will decrement the conversion resolution by one bit and reduce the conversion time by one half. The time interval t4 is referred to as the resolution reduction window. The minimum conversion resolution is 10-bits so any more than 6 SCLK transitions during t4 will be ignored. After each high to low transition of SCLK, in the t4 interval, the SDAT output is driven high by the TC3401 to acknowledge that the resolution has been decre- mented. When the SCLK returns high or the t4 interval ends, the SDAT line returns low (see Figure 3-2). When the conversion is complete SDAT is driven high. The TC3401 now enters Sleep mode and the conversion value can be read as a serial data word on the SDAT line. 3.2 Reading the Data Word After the conversion is complete and SDAT goes high, the conversion value can be clocked serially onto the SDAT line by high to low transitions of the SCLK. The data word is in two’s compliment format with the sign bit clocked onto the SDAT line, first followed by the MSB and ending in the LSB. For a 16-bit conversion the data word would consist of a sign bit followed by 15 magni- tude bits, Table 3-1 shows the data word versus input voltage for a 16-bit conversion. Note that the full scale input voltage range is ±(2 REFIN – 1LSB). When REFOUT is fed back directly to REFIN,an LSB is 73µV for a 16-bit conversion, as REFOUT is typically 1.193V. Figure 3-4 shows typical SCLK and SDAT waveforms for 16, 12 and 10-bit conversions. Note that any com- plete convert and read cycle requires 17 negative edge clock pulses. The first is the convert command. Then, up to six of these can occur in the resolution reduction window, t4, to decrement resolution. The remaining pulses clock out the conversion data word. TABLE 3-1: DATA CONVERSION WORD VS. VOLTAGE INPUT (REFIN = 1.193V) The SCLK input has a filter which rejects any positive or negative pulse of width less than 50nsec to reduce noise. The rejection width of this pulse can vary between 50nsec and 750nsec depending on process- ing parameters and supply voltage. Figure 3-1 and Table 3-2 show information for deter- mining the mode of operation for the TC3401 part by recording the value of SDAT for SCLK in a high, then low, then high state. For example, if SCLK goes through a 1-0-1 transition and the corresponding values of SDAT are 1-1-0, then the SCLK falling edge started a new data conversion. A 0-1-0 for SDAT would have indicated a resolution reduction had occurred. This is useful if the microcontroller has a Watchdog Reset or otherwise loses track of where the TC3401 is in the conversion and data readout sequence. The microcontroller can simply transition SCLK until it “finds” a Start Conversion condition. FIGURE 3-1: SCLK, SDAT LOGIC STATE DIAGRAM TABLE 3-2: SCLK, SDAT LOGIC STATE *Note: The code X00 has a dual meaning: Data Transfer or Busy converting. To avoid confusion, the user should send only the required number of pulses for the desired resolution, then wait for SDAT to rise to 1, indicating conversion is complete before clocking SCLK again to read out data bits. Data Word INn+ –INn- (Volts) 0111 1111 1111 1111 2.38596 (Positive Full Scale) 0000 0000 0000 0001 72.8 E -6 0000 0000 0000 0000 0 1111 1111 1111 1111 -72.8 E -6 1000 0000 0000 0001 -2.38596 (Negative Full Scale) 1000 0000 0000 0000 Reserved Code AB C Status 1 1 0 Start Conversion 0 1 0 Resolution Reduction x 1 1 Data Transfer x 0 0 Data Transfer or Busy* SCLK SDAT A BC |
Codice articolo simile - TC3401VPE |
|
Descrizione simile - TC3401VPE |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |