Motore di ricerca datesheet componenti elettronici |
|
AD8114 Scheda tecnica(PDF) 7 Page - Analog Devices |
|
AD8114 Scheda tecnica(HTML) 7 Page - Analog Devices |
7 / 33 page AD8114/AD8115 Rev. B | Page 6 of 32 TIMING CHARACTERISTICS (PARALLEL) Table 4. Timing Characteristics Parameter Symbol Min Typ Max Unit Data Setup Time t1 20 ns CLK Pulse Width t2 100 ns Data Hold Time t3 20 ns CLK Pulse Separation t4 100 ns CLK to UPDATE Delay t5 0 ns UPDATE Pulse Width t6 50 ns Propagation Delay, UPDATE to Switch On or Off – 50 ns CLK, UPDATE Rise and Fall Times – 100 ns RESET Time – 200 ns Table 5. Logic Levels VIH VIL VOH VOL IIH IIL IOH IOL RESET, SER/PAR, CLK, D0, D1, D2, D3, D4, A0, A1, A2, A3, CE, UPDATE RESET, SER/PAR, CLK, D0, D1, D2, D3, D4, A0, A1, A2, A3, CE, UPDATE DATA OUT DATA OUT RESET, SER/PAR, CLK, D0, D1, D2, D3, D4, A0, A1, A2, A3, CE, UPDATE RESET, SER/PAR, CLK, D0, D1, D2, D3, D4, A0, A1, A2, A3, CE, UPDATE DATA OUT DATA OUT 2.0 V min 0.8 V max 2.7 V min 0.5 V max 20 µA max −400 µA min −400 µA max 3.0 mA min 1 0 1 0 D0–D3 A0–A2 CLK 1 = LATCHED UPDATE 0 = TRANSPARENT t2 t1 t5 t6 t3 t4 Figure 3. Timing Diagram, Parallel Mode |
Codice articolo simile - AD8114_15 |
|
Descrizione simile - AD8114_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |