Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

CD82C54-12 Scheda tecnica(PDF) 10 Page - Intersil Corporation

Il numero della parte CD82C54-12
Spiegazioni elettronici  CMOS Programmable Interval Timer
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CD82C54-12 Scheda tecnica(HTML) 10 Page - Intersil Corporation

Back Button CD82C54-12 Datasheet HTML 6Page - Intersil Corporation CD82C54-12 Datasheet HTML 7Page - Intersil Corporation CD82C54-12 Datasheet HTML 8Page - Intersil Corporation CD82C54-12 Datasheet HTML 9Page - Intersil Corporation CD82C54-12 Datasheet HTML 10Page - Intersil Corporation CD82C54-12 Datasheet HTML 11Page - Intersil Corporation CD82C54-12 Datasheet HTML 12Page - Intersil Corporation CD82C54-12 Datasheet HTML 13Page - Intersil Corporation CD82C54-12 Datasheet HTML 14Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 17 page
background image
4-10
Mode 3: Square Wave Mode
Mode 3 is typically used for Baud rate generation. Mode 3 is
similar to Mode 2 except for the duty cycle of OUT. OUT will
initially be high. When half the initial count has expired, OUT
goes low for the remainder of the count. Mode 3 is periodic;
the sequence above is repeated indefinitely. An initial count
of N results in a square wave with a period of N CLK cycles.
GATE = 1 enables counting; GATE = 0 disables counting. If
GATE goes low while OUT is low, OUT is set high immedi-
ately; no CLK pulse is required. A trigger reloads the
Counter with the initial count on the next CLK pulse. Thus
the GATE input can be used to synchronize the Counter.
After writing a Control Word and initial count, the Counter will
be loaded on the next CLK pulse. This allows the Counter to
be synchronized by software also.
Writing a new count while counting does not affect the cur-
rent counting sequence. If a trigger is received after writing a
new count but before the end of the current half-cycle of the
square wave, the Counter will be loaded with the new count
on the next CLK pulse and counting will continue from the
new count. Otherwise, the new count will be loaded at the
end of the current half-cycle.
FIGURE 12. MODE 3
Mode 3 is Implemented as Follows:
EVEN COUNTS: OUT is initially high. The initial count is
loaded on one CLK pulse and then is decremented by two
on succeeding CLK pulses. When the count expires, OUT
changes value and the Counter is reloaded with the initial
count. The above process is repeated indefinitely.
ODD COUNTS: OUT is initially high. The initial count is loaded
on one CLK pulse, decremented by one on the next CLK pulse,
and then decremented by two on succeeding CLK pulses.
When the count expires, OUT goes low and the Counter is
reloaded with the initial count. The count is decremented by
three on the next CLK pulse, and then by two on succeeding
CLK pulses. When the count expires, OUT goes high again and
the Counter is reloaded with the initial count. The above pro-
cess is repeated indefinitely. So for odd counts, OUT will be
high for (N + 1)/2 counts and low for (N - 1)/2 counts.
Mode 4: Software Triggered Mode
OUT will be initially high. When the initial count expires, OUT
will go low for one CLK pulse then go high again. The count-
ing sequence is “Triggered” by writing the initial count.
GATE = 1 enables counting; GATE = 0 disables counting.
GATE has no effect on OUT.
After writing a Control Word and initial count, the Counter will be
loaded on the next CLK pulse. This CLK pulse does not decre-
ment the count, so for an initial count of N, OUT does not strobe
low until N + 1 CLK pulses after the initial count is written.
If a new count is written during counting, it will be loaded on
the next CLK pulse and counting will continue from the new
count. If a two-byte count is written, the following happens:
(1) Writing the first byte has no effect on counting.
(2) Writing the second byte allows the new count to be
loaded on the next CLK pulse.
This allows the sequence to be “retriggered” by software. OUT
strobes low N + 1 CLK pulses after the new count of N is written.
NN
N
N
0
2
0
4
0
2
0
4
0
2
0
4
0
2
0
4
0
4
0
2
NN
N
N
0
4
0
2
0
5
0
2
0
5
0
4
0
2
0
5
0
5
0
2
NN
N
N
0
2
0
4
0
2
0
2
0
2
0
4
0
2
0
4
0
4
0
2
WR
CLK
GATE
OUT
CW = 16 LSB = 4
WR
CLK
GATE
OUT
WR
CLK
GATE
OUT
CW = 16 LSB = 5
CW = 16 LSB = 4
82C54


Codice articolo simile - CD82C54-12

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Intersil Corporation
CD82C50A-5 INTERSIL-CD82C50A-5 Datasheet
101Kb / 21P
   CMOS Asynchronous Communications Element
March 1997
CD82C55A INTERSIL-CD82C55A Datasheet
233Kb / 26P
   CMOS Programmable Peripheral Interface
June 1998
logo
Harris Corporation
CD82C55A HARRIS-CD82C55A Datasheet
234Kb / 26P
   CMOS Programmable Peripheral Interface
logo
Intersil Corporation
CD82C55A-5 INTERSIL-CD82C55A-5 Datasheet
233Kb / 26P
   CMOS Programmable Peripheral Interface
June 1998
logo
Harris Corporation
CD82C55A-5 HARRIS-CD82C55A-5 Datasheet
234Kb / 26P
   CMOS Programmable Peripheral Interface
More results

Descrizione simile - CD82C54-12

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
UMC Corporation
UM82C54 UMC-UM82C54 Datasheet
1Mb / 16P
   CMOS PROGRAMMABLE INTERVAL TIMER
logo
Intersil Corporation
CS82C54-10Z96 INTERSIL-CS82C54-10Z96 Datasheet
426Kb / 22P
   CMOS Programmable Interval Timer
logo
Renesas Technology Corp
82C54 RENESAS-82C54 Datasheet
679Kb / 23P
   CMOS Programmable Interval Timer
Sep 15, 2015
logo
OKI electronic componet...
MSM82C53-2RS OKI-MSM82C53-2RS Datasheet
149Kb / 19P
   CMOS PROGRAMMABLE INTERVAL TIMER
MSM82C54-2RS OKI-MSM82C54-2RS Datasheet
161Kb / 23P
   CMOS PROGRAMMABLE INTERVAL TIMER
logo
Mitsubishi Electric Sem...
M5M82C54P MITSUBISHI-M5M82C54P Datasheet
916Kb / 11P
   CMOS PROGRAMMABLE INTERVAL TIMER
logo
Toshiba Semiconductor
TMP82C53 TOSHIBA-TMP82C53 Datasheet
326Kb / 15P
   PROGRAMMABLE INTERVAL TIMER
logo
Intel Corporation
8254 INTEL-8254 Datasheet
835Kb / 21P
   PROGRAMMABLE INTERVAL TIMER
logo
Samsung semiconductor
KS82C54 SAMSUNG-KS82C54 Datasheet
953Kb / 15P
   PROGRAMMABLE INTERVAL TIMER
logo
Digital Core Design
D8254 DCD-D8254 Datasheet
132Kb / 4P
   Programmable Interval Timer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com