Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

CD80C86-2 Scheda tecnica(PDF) 4 Page - Intersil Corporation

Il numero della parte CD80C86-2
Spiegazioni elettronici  CMOS 16-Bit Microprocessor
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CD80C86-2 Scheda tecnica(HTML) 4 Page - Intersil Corporation

  CD80C86-2 Datasheet HTML 1Page - Intersil Corporation CD80C86-2 Datasheet HTML 2Page - Intersil Corporation CD80C86-2 Datasheet HTML 3Page - Intersil Corporation CD80C86-2 Datasheet HTML 4Page - Intersil Corporation CD80C86-2 Datasheet HTML 5Page - Intersil Corporation CD80C86-2 Datasheet HTML 6Page - Intersil Corporation CD80C86-2 Datasheet HTML 7Page - Intersil Corporation CD80C86-2 Datasheet HTML 8Page - Intersil Corporation CD80C86-2 Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 35 page
background image
4
FN2957.3
January 9, 2009
Pin Descriptions
The following pin function descriptions are for 80C86 systems in either minimum or maximum mode. The “Local Bus” in these description is the direct
multiplexed bus interface connection to the 80C86 (without regard to additional bus buffers).
SYMBOL
PIN
NUMBER
TYPE
DESCRIPTION
AD15-AD0
2-16, 39
I/O
ADDRESS DATA BUS: These lines constitute the time multiplexed memory/lO address (t1) and data
(t2, t3, tW, t4) bus. A0 is analogous to BHE for the lower byte of the data bus, pins D7-D0. It is LOW
during Ti when a byte is to be transferred on the lower portion of the bus in memory or I/O operations.
Eight-bit oriented devices tied to the lower half would normally use A0 to condition chip select functions
(See BHE). These lines are active HIGH and are held at high impedance to the last valid logic level
during interrupt acknowledge and local bus “hold acknowledge” or “grant sequence”.
A19/S6
A18/S5
A17/S4
A16/S3
35-38
O
ADDRESS/STATUS: During t1, these are the 4 most significant address lines for memory operations.
During I/O operations these lines are LOW. During memory and I/O operations, status information is
available on these lines during t2, t3, tW, t4. S6 is always LOW. The status of the interrupt enable
FLAG bit (S5) is updated at the beginning of each clock cycle. S4 and S3 are encoded as shown.
This information indicates which segment register is presently being used for data accessing.
These lines are held at high impedance to the last valid logic level during local bus “hold acknowledge”
or “grant sequence”.
BHE/S7
34
O
BUS HIGH ENABLE/STATUS: During t1 the bus high enable signal (BHE) should be used to enable
data onto the most significant half of the data bus, pins D15-D8. Eight bit oriented devices tied to the
upper half of the bus would normally use BHE to condition chip select functions. BHE is LOW during
t1 for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the high portion
of the bus. The S7 status information is available during t2, t3 and t4. The signal is active LOW, and
is held at high impedance to the last valid logic level during interrupt acknowledge and local bus “hold
acknowledge” or “grant sequence”, it is LOW during t1 for the first interrupt acknowledge cycle.
RD
32
O
READ: Read strobe indicates that the processor is performing a memory or I/O read cycle, depending
on the state of the M/IO or S2 pin. This signal is used to read devices which reside on the 80C86 local
bus. RD is active LOW during t2, t3 and tW of any read cycle, and is guaranteed to remain HIGH in t2
until the 80C86 local bus has floated.
This line is held at a high impedance logic one state during “hold acknowledge” or “grand sequence”.
READY
22
I
READY: The acknowledgment from the addressed memory or I/O device that will complete the data
transfer. The RDY signal from memory or I/O is synchronized by the 82C84A Clock Generator to form
READY. This signal is active HIGH. The 80C86 READY input is not synchronized. Correct operation
is not guaranteed if the Setup and Hold Times are not met.
INTR
18
I
INTERRUPT REQUEST: A level triggered input which is sampled during the last clock cycle of each
instruction to determine if the processor should enter into an interrupt acknowledge operation. A
subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be
internally masked by software resetting the interrupt enable bit.
lNTR is internally synchronized. This signal is active HIGH.
S4
S3
CHARACTERISTICS
00
Alternate Data
01
Stack
1
0
Code or None
11
Data
BHE
A0
CHARACTERISTICS
0
0
Whole Word
0
1
Upper Byte From/to Odd Address
1
0
Lower Byte From/to Even address
1
1
None
80C86


Codice articolo simile - CD80C86-2

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Intersil Corporation
CD80C88 INTERSIL-CD80C88 Datasheet
246Kb / 32P
   CMOS 8/16-Bit Microprocessor
March 1997
CD80C88-2 INTERSIL-CD80C88-2 Datasheet
246Kb / 32P
   CMOS 8/16-Bit Microprocessor
March 1997
More results

Descrizione simile - CD80C86-2

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
OKI electronic componet...
MSM80C86A-10RS OKI-MSM80C86A-10RS Datasheet
269Kb / 37P
   16-Bit CMOS MICROPROCESSOR
logo
Renesas Technology Corp
80C86 RENESAS-80C86 Datasheet
1Mb / 38P
   CMOS 16-Bit Microprocessor
logo
Intersil Corporation
80C86 INTERSIL-80C86 Datasheet
686Kb / 37P
   CMOS 16-Bit Microprocessor
80C86 INTERSIL-80C86_06 Datasheet
804Kb / 37P
   CMOS 16-Bit Microprocessor
80C88 INTERSIL-80C88 Datasheet
246Kb / 32P
   CMOS 8/16-Bit Microprocessor
March 1997
80C88 INTERSIL-80C88_04 Datasheet
620Kb / 32P
   CMOS 8/16-Bit Microprocessor
logo
Renesas Technology Corp
80C88 RENESAS-80C88 Datasheet
1Mb / 39P
   CMOS 8-/16-Bit Microprocessor
logo
Intersil Corporation
80C88 INTERSIL-80C88_08 Datasheet
606Kb / 38P
   CMOS 8-/16-Bit Microprocessor
logo
California Micro Device...
G65SC816 CALMIRCO-G65SC816 Datasheet
115Kb / 2P
   CMOS 8/16-BIT MICROPROCESSOR FAMILY
logo
Intersil Corporation
HS-80C86RH INTERSIL-HS-80C86RH Datasheet
239Kb / 37P
   Radiation Hardened 16-Bit CMOS Microprocessor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com