Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

CDB4390 Scheda tecnica(PDF) 8 Page - Cirrus Logic

Il numero della parte CDB4390
Spiegazioni elettronici  24-Bit, Stereo D/A Converter for Digital Audio
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  CIRRUS [Cirrus Logic]
Homepage  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDB4390 Scheda tecnica(HTML) 8 Page - Cirrus Logic

Back Button CDB4390 Datasheet HTML 4Page - Cirrus Logic CDB4390 Datasheet HTML 5Page - Cirrus Logic CDB4390 Datasheet HTML 6Page - Cirrus Logic CDB4390 Datasheet HTML 7Page - Cirrus Logic CDB4390 Datasheet HTML 8Page - Cirrus Logic CDB4390 Datasheet HTML 9Page - Cirrus Logic CDB4390 Datasheet HTML 10Page - Cirrus Logic CDB4390 Datasheet HTML 11Page - Cirrus Logic CDB4390 Datasheet HTML 12Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 22 page
background image
CS4390
8
DS264F1
SYSTEM DESIGN
Master Clock
The Master Clock, MCLK, is used to operate the
digital interpolation filter and the delta-sigma mod-
ulator. MCLK must be either 256×, 384× or 512×
the desired Input Sample Rate, Fs. Fs is the fre-
quency at which digital audio samples for each
channel are input to the DAC and is equal to the
LRCK frequency. The MCLK to LRCK frequency
ratio is detected automatically during the initializa-
tion sequence by counting the number of MCLK
transitions during a single LRCK period. Internal
dividers are then set to generate the proper clocks
for the digital filter, delta-sigma modulator and
switched-capacitor filter. LRCK must be synchro-
nous with MCLK. Once the MCLK to LRCK fre-
quency ratio has been detected, the phase and
frequency relationship between the two clocks
must remain fixed. If during any LRCK this rela-
tionship is changed, the CS4390 will reset. Table 1
illustrates the standard audio sample rates and the
required MCLK frequencies.
Table 1. Common Clock Frequencies
Serial Data Interface
The Serial Data interface is accomplished via the
serial data input, SDATA, serial data clock, SCLK,
and the left/right clock, LRCK. The CS4390 sup-
ports seven serial data formats which are selected
via the digital input format pins DIF0, DIF1 and
DIF2. The different formats control the relation-
ship of LRCK to the serial data and the edge of
SCLK used to latch the data into the input buffer.
Table 2 lists the seven formats, along with the asso-
ciated figure number. The serial data is represented
in 2's-complement format with the MSB-first in all
seven formats.
Formats 0, 1, and 2 are shown in Figure 3. The au-
dio data is right-justified, LSB aligned with the
trailing edge of LRCK, and latched into the serial
input data buffer on the rising edge of SCLK. For-
mats 0, 1, and 2 are 16, 24, and 20-bit versions, re-
spectively, and differ only in the number of data
bits required. Format 1 in the CS4390 is not com-
patible with Format 1 in the CS4329.
Formats 3 and 4 are 24-bit left justified, MSB
aligned with the leading edge of LRCK, and are
identical with the exception of the SCLK edge used
to latch data. Data is latched on the falling edge of
SCLK in Format 3 and the rising edge of SCLK in
Format 4. Both formats will support 16, 18, and 20-
bit inputs if the data is followed by 8, 6, or 4 zeros
to simulate a 24-bit input as shown in Figures 4 and
5. A very small offset will result if the 20, 18, or 16-
bit data is followed by static non-zero data.
Formats 5 and 6 are compatible with the I2S serial
data protocol and are shown in Figures 6 and 7. No-
tice that the MSB is delayed 1 period of SCLK fol-
lowing the leading edge of LRCK and LRCK is
inverted compared to the previous formats. Data is
latched on the rising edge of SCLK. Format 5 is 16-
bit I2S while Format 6 is 24-bit I2S. 20, 18, or 16-
bit I2S can be implemented in Format 6 if the data
is followed by 4, 6, or 8 zeros respectively to sim-
ulate a 24-bit input as shown in Figure 7. A very
small offset will result if the 20, 18, or 16-bit data
is followed by static non-zero data.
Fs
(kHz)
MCLK (MHz)
256x
384x
512x
32
8.1920
12.2880
16.3840
44.1
11.2896
16.9344
22.5792
48
12.2880
18.4320
24.5760
DIF2
DIF1
DIF0
Format
Figure
0
0003
0
0113
0
1023
0
1134
1
0045
1
0156
1
1067
11
1
Calibrate
-
Table 2. Digital Input Formats


Codice articolo simile - CDB4390

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Cirrus Logic
CDB4391 CIRRUS-CDB4391 Datasheet
576Kb / 40P
   24-Bit, 192 kHz Stereo DAC with Volume Control?
CDB4391 CIRRUS-CDB4391 Datasheet
823Kb / 38P
   24-Bit, 192 kHz Stereo DAC with Volume Control
CDB4391A CIRRUS-CDB4391A Datasheet
892Kb / 24P
   Evaluation Board for CS4391A
CDB4392 CIRRUS-CDB4392 Datasheet
978Kb / 42P
   24-Bit, 192 kHz Stereo DAC with Volume Control?
CDB4392 CIRRUS-CDB4392 Datasheet
1Mb / 40P
   24-Bit, 192 kHz Stereo DAC with Volume Control?
More results

Descrizione simile - CDB4390

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Cirrus Logic
CS5360 CIRRUS-CS5360 Datasheet
546Kb / 22P
   24-Bit Stereo A/D Converter for Digital Audio
logo
Holtek Semiconductor In...
HT82V738 HOLTEK-HT82V738 Datasheet
120Kb / 9P
   24-Bit Stereo Audio D/A Converter
logo
Cirrus Logic
CS4328 CIRRUS-CS4328 Datasheet
831Kb / 31P
   18-Bit, Stereo D/A Converter for Digital Audio
OCT 1993
CS5334 CIRRUS-CS5334 Datasheet
437Kb / 20P
   20-Bit, Stereo A/D Converter for Digital Audio
CS4329 CIRRUS-CS4329 Datasheet
1Mb / 36P
   20-Bit, Stereo D/A Converter for Digital Audio
CS5126 CIRRUS-CS5126 Datasheet
394Kb / 32P
   16-Bit Stereo A/D Converter for Digital Audio
logo
Suzhou Everest Semicond...
ES7149 EVEREST-ES7149 Datasheet
364Kb / 9P
   12-pin, 24-Bit Stereo D/A Converter for PCM Audio
logo
Protek Devices
PA5240 PROTEC-PA5240 Datasheet
267Kb / 8P
   24-Bit, 192 kHz Stereo A/D Converter for PCM Audio
logo
Suzhou Everest Semicond...
ES7134S EVEREST-ES7134S Datasheet
360Kb / 8P
   8-pin, 24-Bit Stereo D/A Converter for PCM Audio
logo
Protek Devices
PA5144LV PROTEC-PA5144LV Datasheet
201Kb / 6P
   24-Bit, 192 kHz Stereo D/A Converter for PCM Audio
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com