CS3001

CS3002

2

TABLE OF CONTENTS

1. CHARACTERISTICS AND SPECIFICATIONS ................................................... 3

1.1 Electrical Characteristics ...................................................................................... 3

1.2 Absolute Maximum Ratings ................................................................................. 4

2. PERFORMANCE PLOTS ......................................................................................... 4

3. CS3001/CS3002 OVERVIEW ................................................................................... 7

3.1 Open Loop Gain and Phase Response .................................................................. 7

3.2 Open Loop Gain and Stability Compensation ...................................................... 8

3.3 Powerdown (

PDWN) ......................................................................................... 10

3.4 Applications ........................................................................................................ 11

4. PACKAGE DRAWING ........................................................................................... 13

5. ORDERING INFORMATION ............................................................................... 14

LIST OF FIGURES

Figure 1. Noise vs Frequency (Measured) .........................................................................4

Figure 2. 0.01 Hz to 10 Hz Noise .......................................................................................4

Figure 3. Noise vs Frequency ............................................................................................4

Figure 4. Offset Voltage Stability (DC to 3.2 Hz) ...............................................................4

Figure 5. Open Loop Gain and Phase vs Frequency .........................................................5

Figure 6. Open Loop Gain and Phase vs Frequency (Expanded) .....................................5

Figure 7. Input Bias Current vs Supply Voltage (CS3002) .................................................6

Figure 8. Input Bias Current vs Common Mode Voltage ...................................................6

Figure 9. CS3001/CS3002 Open Loop Gain and Phase Response ..................................7

Figure 10. Non-Inverting Gain Configuration .....................................................................8

Figure 11. Non-Inverting Gain Configuration with Compensation ......................................9

Figure 12. Loop Gain Plot: Unity Gain and with Pole-Zero Compensation ......................10

Figure 13. Thermopile Amplifier with a Gain of 650 V/V ..................................................11

Figure 14. Load Cell Bridge Amplifier and A/D Converter ...............................................12

Contacting Cirrus Logic Support

For all product questions and inquiries contact a Cirrus Logic Sales Representative.

To find one nearest you go to <http://www.cirrus.com/corporate/contacts/sales.cfm>

IMPORTANT NOTICE

"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. "Advance" product infor-

mation describes products that are in development and subject to development changes. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the infor-

mation contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty

of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being

relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those

pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this

information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus

and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or

other intellectual property rights. Cirrus owns the copyrights of the information contained herein and gives consent for copies to be made of the information only

for use within your organization with respect to Cirrus integrated circuits or other parts of Cirrus. This consent does not extend to other copying such as copying

for general distribution, advertising or promotional purposes, or for creating any work for resale.

An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in thisma-

terial and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan. An export license and/or quota needs to be

obtained from the competent authorities of the Chinese Government if any of the products or technologies described in this material is subject to the PRC Foreign

Trade Law and is to be exported or taken out of the PRC.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE

PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANT-

ED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS

IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trade-

marks or service marks of their respective owners.