Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD8183ARU Scheda tecnica(PDF) 10 Page - Analog Devices

Il numero della parte AD8183ARU
Spiegazioni elettronici  380 MHz, 25 mA, Triple 2:1 Multiplexers
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD8183ARU Scheda tecnica(HTML) 10 Page - Analog Devices

Back Button AD8183ARU Datasheet HTML 6Page - Analog Devices AD8183ARU Datasheet HTML 7Page - Analog Devices AD8183ARU Datasheet HTML 8Page - Analog Devices AD8183ARU Datasheet HTML 9Page - Analog Devices AD8183ARU Datasheet HTML 10Page - Analog Devices AD8183ARU Datasheet HTML 11Page - Analog Devices AD8183ARU Datasheet HTML 12Page - Analog Devices AD8183ARU Datasheet HTML 13Page - Analog Devices AD8183ARU Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 16 page
background image
REV. 0
AD8183/AD8185
–10–
THEORY OF OPERATION
The AD8183 (G = +1) and AD8185 (G = +2) are triple-output,
2:1 multiplexers with TTL-compatible global input switching
and output enable control. Optimized for selecting between two
RGB (red, green, blue) video sources, the devices have high
peak slew rates, maintaining their bandwidth for large signals.
Additionally, the multiplexers are compensated for high phase
margin, minimizing overshoot for good pixel resolution. The
multiplexers also have video specifications that are suitable for
switching NTSC or PAL composite signals.
The multiplexers are organized as three independent channels,
each with two input transconductance stages and one output
transimpedance stage. The appropriate input transconductance
stages are selected via one logic pin (SELECT
A/B), such that
all three outputs switch input connections simultaneously. The
unused input stages are disabled with a “t-switch” scheme to
provide excellent crosstalk isolation between “on” and “off”
inputs. No additional input buffering is necessary, resulting in
low input capacitance and high input impedance without addi-
tional signal degradation.
The transconductance stages, NPN differential pairs, source
signal current into the folded cascode output stages. Each out-
put stage contains a compensating network and emitter follower
output buffer. Internal voltage feedback sets the gain with the
AD8183 being configured as a unity gain follower, and the
AD8185 as a gain-of-two amplifier with a feedback network.
This architecture provides drive for a reverse-terminated video
load (150
Ω) with low differential gain and phase error for
relatively low power consumption. Careful chip design and
layout allow excellent crosstalk isolation between channels.
One logic pin
OE controls whether the three outputs are
enabled, or disabled to a high-impedance state. The high
impedance disable allows larger matrices to be built when
busing the outputs together. Also, when not in use the outputs
can be disabled to reduce power consumption. In the case of
the AD8185 (G = +2), a feedback isolation scheme is used so
that the impedance of the gain-of-two feedback network does
not load the output.
Note that full power bandwidth for an undistorted sinusoidal
signal is often calculated using peak slew rate from the equation:
Full Power Bandwidth
Peak Slew Rate
Sinusoid Amplitude
=
××
()
2
π
Peak slew rate is not the same as average slew rate (25% to 75%)
as typically specified. For a natural response, peak slew rate
may be 2.7 times larger than average slew rate. Therefore, calcu-
lating a full power bandwidth with a specified average slew rate
will give a pessimistic result.
APPLICATIONS
Driving Capacitive Loads
When driving a large capacitive load, most amplifiers will exhibit
peaking/ringing in pulse response. To minimize peaking, and to
ensure stability for larger values of capacitive loads, a small
resistor, RS, can be added between the output and the load
capacitor, CL. This is shown in Figure 39.
5ns
0.5V
0.0V
–0.5V
250mV
RS = 0 , CL = 5pF
RS = 15 , CL = 20pF
RS = 20 , CL = 20pF
CL
1k
VIN
VOUT
RS
75
Figure 39. Pulse Responses Driving Capacitive Loads
Power Supply and Layout Considerations
The AD8183 and AD8185 are very high performance muxes
that require attention to several important design details to real-
ize their specified performance. Good high-frequency layout
rules must be carefully observed.
A good design will start with a solid ground plane. All the GND
pins of the part(s) should be directly connected to it. In addi-
tion, bypass capacitors should be connected from each supply
pin (VCC and VEE) to the ground plane. It is suggested to use
0.01
µF surface-mount chip capacitors as close to the IC as
possible to provide high-frequency bypassing.
For lower frequency bypassing, higher value tantalum capacitors—
at least 10
µF—should be provided from both V
CC and VEE to
ground. These do not have to be as close to the IC pins, because
parasitic inductance is not as big a factor at low frequencies.
Please refer to AD8183/AD8185 Evaluation Board Operation
Guide for further information.
Crosstalk
In normal operation the AD8183 and AD8185 will have signals
at some of the input pins that are not switched to appear at the
output. In addition, several signal paths will in general be active
at one time. In any system that has high-frequency signals that
are brought together in close proximity, there will be inevitable
crosstalk, whereby some fraction of the undesired signals will
appear at the outputs. This can result, for example, in ghost images
in an RGB monitor muxing application.
The AD8183 and AD8185 are capable of excellent low-
crosstalk performance. However, in order to realize the best
possible crosstalk performance, certain design details should be
followed. Most of the low-crosstalk specification is inherent in
the part and will result from observing the power supply and
layout consideration discussed above. This is because each of
the input and output pins are separated by at least either a
supply pin or a ground pin.
This package architecture helps the crosstalk performance in at
least three ways. First, the supply and ground pins provide extra
physical separation between the input- and output-signal pins.
Physical separation is a very effective technique for reducing
crosstalk.
Second, the supply and ground pins are at ac ground, and there-
fore provide a degree of shielding between the signals. This
works for both capacitive crosstalk, which is due to voltages on
the signals, and inductive crosstalk, which is due to currents that
flow through the signal paths.


Codice articolo simile - AD8183ARU

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD8183ARU AD-AD8183ARU Datasheet
739Kb / 16P
   380 MHz, 25 mA, Triple 2:1 Multiplexers
REV. 0
AD8183ARU AD-AD8183ARU Datasheet
732Kb / 16P
   380 MHz, 25 mA, Triple 2:1 Multiplexers
REV. 0
AD8183ARU AD-AD8183ARU Datasheet
732Kb / 16P
   380 MHz, 25 mA, Triple 2:1 Multiplexers
REV. 0
AD8183ARU AD-AD8183ARU Datasheet
732Kb / 16P
   380 MHz, 25 mA, Triple 2:1 Multiplexers
REV. 0
AD8183ARUZ AD-AD8183ARUZ Datasheet
732Kb / 16P
   380 MHz, 25 mA, Triple 2:1 Multiplexers
REV. 0
More results

Descrizione simile - AD8183ARU

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD8183ARUZ-REEL AD-AD8183ARUZ-REEL Datasheet
732Kb / 16P
   380 MHz, 25 mA, Triple 2:1 Multiplexers
REV. 0
AD8185ARUZ AD-AD8185ARUZ Datasheet
732Kb / 16P
   380 MHz, 25 mA, Triple 2:1 Multiplexers
REV. 0
AD8183 AD-AD8183 Datasheet
739Kb / 16P
   380 MHz, 25 mA, Triple 2:1 Multiplexers
REV. 0
AD8185 AD-AD8185_15 Datasheet
732Kb / 16P
   380 MHz, 25 mA, Triple 2 1 Multiplexers
REV. 0
AD8183ARUZ AD-AD8183ARUZ Datasheet
732Kb / 16P
   380 MHz, 25 mA, Triple 2:1 Multiplexers
REV. 0
AD8183 AD-AD8183_15 Datasheet
732Kb / 16P
   Triple 2 1 Multiplexers
REV. 0
AD8183 AD-AD8183_16 Datasheet
282Kb / 12P
   Triple 2:1 Multiplexers
AD8189 AD-AD8189_15 Datasheet
826Kb / 24P
   350 MHz Single-Supply Triple 2:1 Multiplexers
REV. 0
AD8186 AD-AD8186_15 Datasheet
479Kb / 20P
   480 MHz Single-Supply Triple 2 1 Multiplexers
REV. A
AD8188 AD-AD8188_15 Datasheet
826Kb / 24P
   350 MHz Single-Supply Triple 2:1 Multiplexers
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com