Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AM79C873KCW Scheda tecnica(PDF) 8 Page - Advanced Micro Devices

Il numero della parte AM79C873KCW
Spiegazioni elettronici  NetPHY??-1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AMD [Advanced Micro Devices]
Homepage  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C873KCW Scheda tecnica(HTML) 8 Page - Advanced Micro Devices

Back Button AM79C873KCW Datasheet HTML 4Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 5Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 6Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 7Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 8Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 9Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 10Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 11Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 12Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 44 page
background image
8
Am79C873
PRELIMINARY
PIN DESCRIPTIONS
MII Interface
TX_ER/TXD4
Transmit Error
Input
In 100 Mbps mode, if this signal is asserted high and
TX_EN is active, the HALT symbol is substituted for the
actual data nibble. In 10 Mbps mode, this input
is ignored.
In bypass modes (BP4B5B or BPALIGN), TX_ER be-
comes the TXD4 pin, the fifth TXD data bit.
TXD[3:0]
Transmit Data
Input
These are the transmit data input pins for nibble
data from the MII in 100 Mbps or 10 Mbps nibble
mode (25 MHz for 100 Mbps mode, 2.5 MHz for 10
Mbps nibble mode).
In 10 Mbps serial mode, the TXD0 pin is used as the
serial data input pin. TXD[3:1] are ignored.
TX_EN
Transmit Enable
Input
Active high input indicates the presence of valid nib-
ble data on TXD[3:0] for both 100 Mbps or 10 Mbps
nibble mode.
In 10 Mbps serial mode, active high indicates the pres-
ence of valid 10 Mbps data on TXD0.
TX_CLK
Transmit Clock
Output/Z1
This pin provides the transmit clock output from the
NetPHY-1 deviceas follows:
- 25 MHz nibble transmit clock derived from trans-
mit Phase Locked Loop (TX PLL) in 100BASE-TX
mode
- 2.5 MHz transmit clock in 10BASE-T nibble mode
- 10 MHz transmit clock in 10BASE-T serial mode
MDC
Management Data Clock
Input
This pin is the synchronous clock to the MDIO manage-
ment data input/output serial interface which is asyn-
chronous to transmit and receive clocks. The maximum
clock rate is 2.5 MHz.
MDIO
Management Data I/O
Input/Output
This pin is the bidirectional management instruction/
data signal that may be driven by the station manage-
ment entity or the PHY. This pin requires a 1.5 K
Ω pull-
up resistor.
RXD[3:0]
Receive Data
Output/Z1
Nibble wide receive data (synchronous to RX_CLK - 25
MHz for 100BASE-TX mode, 2.5 MHz for 10BASE-T
nibble mode). Data is driven on the falling edge of
RX_CLK.
In 10 Mbps serial mode, the RXD0 pin is used as the
data output pin. RXD[3:1] are ignored.
RX_CLK
Receive Clock
Output/Z1
Provides the recovered receive clock for different
modes of operation:
- 25 MHz nibble clock in 100 Mbps mode
- 2.5 MHz nibble clock in 10 Mbps nibble mode
- 10 MHz receive clock in 10 Mbps serial mode
CRS
Carrier Sense
Output/Z1
This pin is asserted high to indicate the presence of
carrier due to receive or transmit activities in 10BASE-
T or 100BASE-TX Half Duplex modes.
In Repeater, when Full Duplex or Loopback mode is a
logic 1, it indicates the presence of carrier due only to
receive activity.
COL
Collision Detect
Output/Z1
This pin is asserted high to indicate detection of colli-
sion conditions in 10 Mbps and 100 Mbps Half Duplex-
modes. In 10BASE-T Half Duplex mode with Heartbeat
set active (bit 13, register 18h), it is also asserted for a
duration of approximately 1ms at the end of transmis-
sion to indicate heartbeat. In Full Duplex mode, this
signal is always logic 0. There is no heartbeat function
in Full Duplex mode.
RX_DV
Receive Data Valid
Output/Z1
This pin is asserted high to indicate that valid data is
present on RXD[3:0].
RX_ER/RXD4
Receive Error
Output/Z1
This pin is asserted high to indicate that an invalid sym-
bol has been detected inside a received packet in 100
Mbps mode.
In a bypass mode (BP4B5B or BPALIGN modes),
RX_ER becomes RXD4, the fifth RXD data bit of the
5B symbols.
1. Goes to high impedance.


Codice articolo simile - AM79C873KCW

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Advanced Micro Devices
AM79C874 AMD-AM79C874 Datasheet
542Kb / 60P
   NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
AM79C874VC AMD-AM79C874VC Datasheet
542Kb / 60P
   NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
AM79C874VI AMD-AM79C874VI Datasheet
542Kb / 60P
   NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
AM79C875 AMD-AM79C875 Datasheet
2Mb / 48P
   NetPHY??4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
AM79C875KC AMD-AM79C875KC Datasheet
2Mb / 48P
   NetPHY??4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
More results

Descrizione simile - AM79C873KCW

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Davicom Semiconductor, ...
DM9161 DAVICOM-DM9161_08 Datasheet
666Kb / 50P
   10/100 Mbps Fast Ethernet Physical Layer TX/FX Single Chip Transceiver
logo
Texas Instruments
DP83620 TI1-DP83620 Datasheet
1Mb / 102P
[Old version datasheet]   DP83620 Industrial Temperature Single Port 10/100 Mbps Ethernet Physical Layer Transceiver with Fiber Support (FX)
logo
List of Unclassifed Man...
DM9161 ETC-DM9161 Datasheet
561Kb / 47P
   10/100 Mbps FAST ETHERNET PHYSICAL LAYER SINGLE CHIP TRANSCEIVER
logo
Davicom Semiconductor, ...
DM9161EP DAVICOM-DM9161EP Datasheet
94Kb / 3P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161C DAVICOM-DM9161C Datasheet
696Kb / 47P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161BIEP DAVICOM-DM9161BIEP Datasheet
129Kb / 2P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161C DAVICOM-DM9161C_1 Datasheet
70Kb / 2P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161AEP DAVICOM-DM9161AEP Datasheet
150Kb / 2P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9161BEP DAVICOM-DM9161BEP Datasheet
172Kb / 3P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
DM9162 DAVICOM-DM9162 Datasheet
70Kb / 2P
   10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com