Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD7876BR-REEL7 Scheda tecnica(PDF) 6 Page - Analog Devices

Il numero della parte AD7876BR-REEL7
Spiegazioni elettronici  LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD7876BR-REEL7 Scheda tecnica(HTML) 6 Page - Analog Devices

Back Button AD7876BR-REEL7 Datasheet HTML 2Page - Analog Devices AD7876BR-REEL7 Datasheet HTML 3Page - Analog Devices AD7876BR-REEL7 Datasheet HTML 4Page - Analog Devices AD7876BR-REEL7 Datasheet HTML 5Page - Analog Devices AD7876BR-REEL7 Datasheet HTML 6Page - Analog Devices AD7876BR-REEL7 Datasheet HTML 7Page - Analog Devices AD7876BR-REEL7 Datasheet HTML 8Page - Analog Devices AD7876BR-REEL7 Datasheet HTML 9Page - Analog Devices AD7876BR-REEL7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
AD7870/AD7875/AD7876
Rev. C | Page 6 of
28
TIMING CHARACTERISTICS
VDD = +5 V ± 5%, VSS = −5 V ± 5%, AGND = DGND = 0 V. See Figure 14, Figure 15, Figure 16, and Figure 17. Timing specifications are
sample tested at 25°C to ensure compliance, unless otherwise noted. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V)
and timed from a voltage level of 1.6 V.
Table 3.
Parameter1
Limit at TMIN, TMAX
(J, K, L, A, B, C Versions)
Limit at TMIN, TMAX
(T Version)
Units
Conditions/Comments
t1
50
50
ns min
CONVST pulse width
t2
0
0
ns min
CS to RD setup time (Mode 1)
t32
60
75
ns min
RD pulse width
t4
0
0
ns min
CS to RD hold time (Mode 1)
t5
70
70
ns max
RD to INT delay
t62, 3
57
70
ns max
Data access time after RD
t72, 4
5
5
ns min
Bus relinquish time after RD
50
50
ns max
t8
0
0
ns min
HBEN to RD setup time
t9
0
0
ns min
HBEN to RD hold time
t10
100
100
ns min
SSTRB to SCLK falling edge setup time
t115
370
370
ns min
SCLK cycle time
t126
135
150
ns max
SCLK to valid data delay. CL = 35 pF
t13
20
20
ns min
SCLK rising edge to SSTRB
100
100
ns max
t14
10
10
ns min
Bus relinquish time after SCLK
100
100
ns max
t15
60
60
ns min
CS to RD setup time (Mode 2)
t16
120
120
ns max
CS to BUSY propagation delay
t17
200
200
ns min
Data setup time prior to BUSY
t18
0
0
ns min
CS to RD hold time (Mode 2)
t19
0
0
ns min
HBEN to CS setup time
t20
0
0
ns min
HBEN to CS hold time
1 Serial timing is measured with a 4.7 kΩ pull-up resistor on SDATA and SSTRB and a 2 kΩ pull-up on SCLK. The capacitance on all three outputs is 35 pF.
2 Timing specifications for t3, t6, and for the maximum limit at t7 are 100% production tested.
3 t6 is measured with the load circuits of Figure 4 and defined as the time required for an output to cross 0.8 V or 2.4 V.
4 t7 is defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 5.
5 SCLK mark/space ratio (measured from a voltage level of 1.6 V) is 40/60 to 60/40.
6 SDATA will drive higher capacitive loads but this will add to t12 since it increases the external RC time constant (4.7 kΩ||CL) and thus the time to reach 2.4 V.


Codice articolo simile - AD7876BR-REEL7

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7876BR AD-AD7876BR Datasheet
331Kb / 20P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. B
More results

Descrizione simile - AD7876BR-REEL7

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7870 AD-AD7870 Datasheet
331Kb / 20P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. B
AD7870A AD-AD7870A Datasheet
250Kb / 12P
   LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7876 AD-AD7876_15 Datasheet
621Kb / 28P
   LC MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7870 AD-AD7870_15 Datasheet
621Kb / 28P
   LC MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7875 AD-AD7875_15 Datasheet
621Kb / 28P
   LC MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7872KRZ-REEL AD-AD7872KRZ-REEL Datasheet
324Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7871 AD-AD7871 Datasheet
344Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7872JRZ AD-AD7872JRZ Datasheet
267Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7878 AD-AD7878 Datasheet
417Kb / 16P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
REV. A
AD7878 AD-AD7878_17 Datasheet
450Kb / 17P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com