Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD7664 Scheda tecnica(PDF) 9 Page - Analog Devices

Il numero della parte AD7664
Spiegazioni elettronici  16-Bit, 1.5 LSB INL, 2 MSPS PulSAR ADC
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD7664 Scheda tecnica(HTML) 9 Page - Analog Devices

Back Button AD7664 Datasheet HTML 5Page - Analog Devices AD7664 Datasheet HTML 6Page - Analog Devices AD7664 Datasheet HTML 7Page - Analog Devices AD7664 Datasheet HTML 8Page - Analog Devices AD7664 Datasheet HTML 9Page - Analog Devices AD7664 Datasheet HTML 10Page - Analog Devices AD7664 Datasheet HTML 11Page - Analog Devices AD7664 Datasheet HTML 12Page - Analog Devices AD7664 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
AD7622
Rev. 0 | Page 9 of 28
Pin
No.
Mnemonic
Type1
Description
14
D5
DI/O
When SER/PAR = low, this output is used as Bit 5 of the parallel port data output bus.
or INVSYNC
When SER/PAR = high, invert sync select. In serial master mode (EXT/INT = low), this input is used
to select the active state of the SYNC signal.
When INVSYNC = low, SYNC is active high.
When INVSYNC = high, SYNC is active low.
15
D6
DI/O
When SER/PAR = low, this output is used as Bit 6 of the parallel port data output bus.
or INVSCLK
When SER/PAR] = high, invert SCLK select. In all serial modes, this input is used to
invert the SCLK signal.
16
D7
DI/O
When SER/PAR = low, this output is used as bit 7 of the parallel port data output bus.
or RDC
When SER/PAR = high, read during convert. When using serial master mode (EXT/INT = low),
RDC is used to select the read mode.
When RDC = high, the previous conversion result is output on SDOUT during conversion and
the period of SCLK changes (see the Master Serial Interface section).
When RDC = low (read after convert), the current result can be output on SDOUT only when
the conversion is complete.
or SDIN
When SER/PAR = low, serial data in. When using serial slave mode, (EXT/INT = high), SDIN could be
used as a data input to daisy-chain the conversion results from two or more ADCs onto a single
SDOUT line. The digital data level on SDIN is output on SDOUT with a delay of 16 SCLK periods after
the initiation of the read sequence. If not used, connect to OVDD or OGND.
17
OGND
P
Input/Output Interface Digital Power Ground.
18
OVDD
P
Input/Output Interface Digital Power. Nominally at the same supply as the supply of the
host interface (2.5 V or 3 V).
19
DVDD
P
Digital Power. Nominally at 2.5 V.
20
DGND
P
Digital Power Ground.
21
D8
DO
When SER/PAR = low, this output is used as Bit 8 of the parallel port data output bus.
or SDOUT
When SER/PAR = high, serial data output. In serial mode, this pin is used as the serial data output
synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7622 provides the
conversion result, MSB first, from its internal shift register. The data format is determined by the logic
level of OB/2C.
In master mode, EXT/INT = low, SDOUT is valid on both edges of SCLK.
In slave mode, EXT/INT = high:
When INVSCLK = low, SDOUT is updated on SCLK rising edge and valid on the next falling edge. 2
When INVSCLK = high, SDOUT is updated on SCLK falling edge and valid on the next rising edge.2
22
D9
DI/O
When SER/PAR = low, this output is used as Bit 9 of the parallel port data output bus.
or SCLK
When SER/PAR = high, serial clock. In all serial modes, this pin is used as the serial
data clock input or output, depending upon the logic state of the EXT/INT pin. The active edge
where the data SDOUT is updated, depends on the logic state of the INVSCLK pin.
23
D10
DO
When SER/PAR = low, this output is used as Bit 10 of the parallel port data output bus.
or SYNC
When SER/PAR = high, frame synchronization. In serial master mode (EXT/INT= low),
this output is used as a digital output frame synchronization for use with the internal data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high
while SDOUT output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low
while SDOUT output is valid.
24
D11
DO
When SER/PAR = low, this output is used as Bit 11 of the parallel port data output bus.
or RDERROR
When SER/PAR = high, read error. In serial slave mode (EXT/INT = high), this output
is used as an incomplete read error flag. If a data read is started and not completed when the
current conversion is complete, the current data is lost and RDERROR is pulsed high.
25 to
28
D[12:15]
DO
Bit 12 to Bit 15 of the parallel port data output bus. These pins are always outputs, regardless of
the interface mode.
29
BUSY
DO
Busy Output. Transitions high when a conversion is started and remains high until the conversion
is complete and the data is latched into the on-chip shift register. The falling edge of BUSY can be
used as a data-ready clock signal.
30
DGND
P
Digital Power Ground.


Codice articolo simile - AD7664

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7664 AD-AD7664 Datasheet
392Kb / 19P
   16-Bit, 570 kSPS CMOS ADC
REV. 0
AD7664 AD-AD7664 Datasheet
804Kb / 28P
   16-Bit 500 kSPS PulSARTM Unipolar ADC with Reference
Rev. 0
AD7664 AD-AD7664 Datasheet
336Kb / 23P
   16-Bit 1 MSPS SAR Unipolar ADC with Ref
REV. PrA
AD7664 AD-AD7664 Datasheet
983Kb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
Rev. A
AD7664 AD-AD7664 Datasheet
818Kb / 32P
   16-Bit, 750 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
REV. 0
More results

Descrizione simile - AD7664

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7622 AD-AD7622 Datasheet
589Kb / 29P
   1.5 LSB INL, 2 MSPS PulSAR ADC
AD7622 AD-AD7622_15 Datasheet
810Kb / 28P
   16-Bit, 1.5 LSB INL, 2 MSPS PulSAR
REV. 0
AD7621 AD-AD7621_17 Datasheet
468Kb / 33P
   16-Bit, 2 LSB INL, 3 MSPS PulSAR ADC
AD7621 AD-AD7621_15 Datasheet
619Kb / 32P
   16-Bit, 2 LSB INL, 3 MSPS PulSAR
REV. 0
AD7688 AD-AD7688_15 Datasheet
535Kb / 28P
   16-Bit, 1.5 LSB INL, 500 kSPS PulSAR
REV. B
AD7687 AD-AD7687_15 Datasheet
568Kb / 28P
   16-Bit, 1.5 LSB INL, 250 kSPS PulSAR
REV. C
AD7621 AD-AD7621 Datasheet
619Kb / 32P
   16-Bit, 2 LSB INL, 3 MSPS PulSAR짰 ADC
REV. 0
AD7687 AD-AD7687 Datasheet
616Kb / 27P
   16-Bit, 1.5 LSB INL, 250 kSPS PulSAR Differential ADC in MSOP
AD7687BRMZ AD-AD7687BRMZ Datasheet
469Kb / 28P
   16-Bit, 1.5 LSB INL, 250 kSPS PulSAR??Differential ADC in MSOP/QFN
REV. B
AD7688BRMRL7 AD-AD7688BRMRL7 Datasheet
437Kb / 28P
   16-Bit, 1.5 LSB INL, 500 kSPS PulSAR Differential ADC in MSOP/QFN
Rev. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com