Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD7858LBN3 Scheda tecnica(PDF) 7 Page - Analog Devices

Il numero della parte AD7858LBN3
Spiegazioni elettronici  3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD7858LBN3 Scheda tecnica(HTML) 7 Page - Analog Devices

Back Button AD7858LBN3 Datasheet HTML 3Page - Analog Devices AD7858LBN3 Datasheet HTML 4Page - Analog Devices AD7858LBN3 Datasheet HTML 5Page - Analog Devices AD7858LBN3 Datasheet HTML 6Page - Analog Devices AD7858LBN3 Datasheet HTML 7Page - Analog Devices AD7858LBN3 Datasheet HTML 8Page - Analog Devices AD7858LBN3 Datasheet HTML 9Page - Analog Devices AD7858LBN3 Datasheet HTML 10Page - Analog Devices AD7858LBN3 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
AD7858/AD7858L
REV. B
–7–
PIN FUNCTION DESCRIPTIONS
Pin
Mnemonic
Description
1
CONVST
Convert Start. Logic Input. A low to high transition on this input puts the track/hold into its hold mode
and starts conversion. When this input is not used, it should be tied to DVDD.
2
BUSY
Busy Output. The busy output is triggered high by the falling edge of
CONVST or rising edge of CAL,
and remains high until conversion is completed. BUSY is also used to indicate when the AD7858/
AD7858L has completed its on-chip calibration sequence.
3
SLEEP
Sleep Input/Low-Power Mode. A Logic 0 initiates a sleep, and all circuitry is powered down including the
internal voltage reference provided there is no conversion or calibration being performed. Calibration
data is retained. A Logic 1 results in normal operation. See Power-Down section for more details.
4
REFIN/REFOUT
Reference Input/Output. This pin is connected to the internal reference through a series resistor and is
the reference source for the analog-to-digital converter. The nominal reference voltage is 2.5 V and this
appears at the pin. This pin can be overdriven by an external reference or can be taken as high as AVDD.
When this pin is tied to AVDD, or when an externally applied reference approaches AVDD, the CREF1 pin
should also be tied to AVDD.
5AVDD
Analog Positive Supply Voltage, +3.0 V to +5.5 V.
6
AGND
Analog Ground. Ground reference for track/hold, reference, and DAC.
7CREF1
Reference Capacitor (0.1
µF Multilayer Ceramic). This external capacitor is used as a charge source for
the internal DAC. The capacitor should be tied between the pin and AGND.
8CREF2
Reference Capacitor (0.01
µF Ceramic Disc). This external capacitor is used in conjunction with the on-
chip reference. The capacitor should be tied between the pin and AGND.
9–16 AIN1–AIN8
Analog Inputs. Eight analog inputs that can be used as eight single-ended inputs (referenced to AGND)
or four pseudo-differential inputs. Channel configuration is selected by writing to the control register.
Both the positive and negative inputs cannot go below AGND or above AVDD at any time. Also the posi-
tive input cannot go below the negative input. See Table III for channel selection.
17
CAL
Calibration Input. This pin has an internal pull-up current source of 0.15
µA. A Logic 0 on this pin resets
all calibration control logic and initiates a calibration on its rising edge. There is the option of connecting
a 10 nF capacitor from this pin to DGND to allow for an automatic self-calibration on power-up. This
input overrides all other internal operations. If the autocalibration is not required, this pin should be tied
to a logic high.
18
DVDD
Digital Supply Voltage, +3.0 V to +5.5 V.
19
DGND
Digital Ground. Ground reference point for digital circuitry.
20
DOUT
Serial Data Output. The data output is supplied to this pin as a 16-bit serial word.
21
DIN
Serial Data Input. The data to be written is applied to this pin in serial form (16-bit word). This pin can
act as an input pin or as a I/O pin depending on the serial interface mode the part is in (see Table X).
22
CLKIN
Master clock signal for the device (4 MHz AD7858, 1.8 MHz AD7858L). Sets the conversion and cali-
bration times.
23
SCLK
Serial Port Clock. Logic Input. The user must provide a serial clock on this input.
24
SYNC
Frame Sync. Logic Input. This pin is level triggered active low and frames the serial clock for the read
and write operations (see Table IX).


Codice articolo simile - AD7858LBN3

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7858LBN3 AD-AD7858LBN3 Datasheet
306Kb / 32P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
REV. B
AD7858LBN3 AD-AD7858LBN3 Datasheet
306Kb / 32P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
REV. B
More results

Descrizione simile - AD7858LBN3

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7858ARZ AD-AD7858ARZ Datasheet
306Kb / 32P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
REV. B
AD7858LARZ AD-AD7858LARZ Datasheet
306Kb / 32P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
REV. B
AD7858 AD-AD7858 Datasheet
315Kb / 32P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
REV. B
AD7858 AD-AD7858_15 Datasheet
306Kb / 32P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
REV. B
AD7858L AD-AD7858L_15 Datasheet
306Kb / 32P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
REV. B
AD7859 AD-AD7859 Datasheet
535Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs
REV. A
AD7859ASZ AD-AD7859ASZ Datasheet
405Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs
REV. A
AD7859APZ AD-AD7859APZ Datasheet
405Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs
REV. A
AD7859 AD-AD7859_17 Datasheet
450Kb / 29P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs
AD7859 AD-AD7859_15 Datasheet
405Kb / 28P
   3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com