Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD7790BRM-REEL Scheda tecnica(PDF) 5 Page - Analog Devices

Il numero della parte AD7790BRM-REEL
Spiegazioni elettronici  Low Power, 16-Bit Buffered Sigma-Delta ADC
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD7790BRM-REEL Scheda tecnica(HTML) 5 Page - Analog Devices

  AD7790BRM-REEL Datasheet HTML 1Page - Analog Devices AD7790BRM-REEL Datasheet HTML 2Page - Analog Devices AD7790BRM-REEL Datasheet HTML 3Page - Analog Devices AD7790BRM-REEL Datasheet HTML 4Page - Analog Devices AD7790BRM-REEL Datasheet HTML 5Page - Analog Devices AD7790BRM-REEL Datasheet HTML 6Page - Analog Devices AD7790BRM-REEL Datasheet HTML 7Page - Analog Devices AD7790BRM-REEL Datasheet HTML 8Page - Analog Devices AD7790BRM-REEL Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
Data Sheet
AD7790
Rev. A | Page 5 of 20
TIMING CHARACTERISTICS1, 2
Table 2. (VDD = 2.5 V to 5.25 V; GND = 0 V, REFIN(+) = 2.5 V, REFIN(–) = GND, CDIV1 = CDIV0 = 0, Input Logic 0 = 0 V,
Input Logic 1 = VDD, unless otherwise noted.)
Parameter
Limit at TMIN, TMAX
(B Version)
Unit
Conditions/Comments
t3
100
ns min
SCLK High Pulsewidth
t4
100
ns min
SCLK Low Pulsewidth
Read Operation
t1
0
ns min
CS Falling Edge to DOUT/RDY Active Time
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.5 V to 3.6 V
t23
0
ns min
SCLK Active Edge to Data Valid Delay4
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.5 V to 3.6 V
t55, 6
10
ns min
Bus Relinquish Time after CS Inactive Edge
80
ns max
t6
100
ns max
SCLK Inactive Edge to CS Inactive Edge
t7
10
ns min
SCLK Inactive Edge to DOUT/RDY High
Write Operation
t8
0
ns min
CS Falling Edge to SCLK Active Edge Setup Time4
t9
30
ns min
Data Valid to SCLK Edge Setup Time
t10
25
ns min
Data Valid to SCLK Edge Hold Time
t11
0
ns min
CS Rising Edge to SCLK Edge Hold Time
1
Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2
See Figure 3 and Figure 4.
3
These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
4
SCLK active edge is falling edge of SCLK.
5
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and, as such, are independent of external bus loading capacitances.
6
RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high,
although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read
only once.


Codice articolo simile - AD7790BRM-REEL

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7790BRM-REEL AD-AD7790BRM-REEL Datasheet
299Kb / 20P
   Low Power, 16-Bit Buffered Sigma-Delta ADC
REV. 0
AD7790BRM-REEL AD-AD7790BRM-REEL Datasheet
466Kb / 21P
   Low Power, 16-Bit Buffered Sigma-Delta ADC
More results

Descrizione simile - AD7790BRM-REEL

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7790 AD-AD7790_15 Datasheet
415Kb / 20P
   Low Power, 16-Bit Buffered Sigma-Delta ADC
REV. A
AD7790 AD-AD7790_17 Datasheet
466Kb / 21P
   Low Power, 16-Bit Buffered Sigma-Delta ADC
AD7790 AD-AD7790 Datasheet
299Kb / 20P
   Low Power, 16-Bit Buffered Sigma-Delta ADC
REV. 0
AD7791 AD-AD7791_17 Datasheet
525Kb / 21P
   Low Power, Buffered 24-Bit Sigma-Delta ADC
AD7791 AD-AD7791 Datasheet
308Kb / 20P
   Low Power, Buffered 24-Bit Sigma-Delta ADC
REV. 0
AD7791 AD-AD7791_15 Datasheet
465Kb / 20P
   Low Power, Buffered 24-Bit Sigma-Delta ADC
REV. A
AD7171 AD-AD7171 Datasheet
284Kb / 16P
   16-Bit Low Power Sigma-Delta ADC
REV. 0
AD7171 AD-AD7171_17 Datasheet
313Kb / 17P
   16-Bit, Low Power, Sigma-Delta ADC
AD7796 AD-AD7796_15 Datasheet
561Kb / 24P
   Low Power, 16-/24-Bit Sigma-Delta ADC
REV. A
AD7797 AD-AD7797_15 Datasheet
561Kb / 24P
   Low Power, 16-/24-Bit Sigma-Delta ADC
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com