Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD7928BRUZ Scheda tecnica(PDF) 9 Page - Analog Devices

Il numero della parte AD7928BRUZ
Spiegazioni elettronici  8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD7928BRUZ Scheda tecnica(HTML) 9 Page - Analog Devices

Back Button AD7928BRUZ Datasheet HTML 5Page - Analog Devices AD7928BRUZ Datasheet HTML 6Page - Analog Devices AD7928BRUZ Datasheet HTML 7Page - Analog Devices AD7928BRUZ Datasheet HTML 8Page - Analog Devices AD7928BRUZ Datasheet HTML 9Page - Analog Devices AD7928BRUZ Datasheet HTML 10Page - Analog Devices AD7928BRUZ Datasheet HTML 11Page - Analog Devices AD7928BRUZ Datasheet HTML 12Page - Analog Devices AD7928BRUZ Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 32 page
background image
AD7908/AD7918/AD7928
Rev. D | Page 9 of 32
TIMING SPECIFICATIONS
AVDD = 2.7 V to 5.25 V, VDRIVE ≤ AVDD, REFIN = 2.5 V, TA = TMIN to TMAX, unless otherwise noted.1
Table 4.
Limit at TMIN, TMAX AD7908/AD7918/AD7928
Parameter
AVDD = 3 V
AVDD = 5 V
Unit
Description
fSCLK2
10
10
kHz min
20
20
MHz max
tCONVERT
16 × tSCLK
16 × tSCLK
tQUIET
50
50
ns min
Minimum quiet time required between CS rising edge and start of
next conversion
t2
10
10
ns min
CS to SCLK setup time
t33
35
30
ns max
Delay from CS until DOUT three-state disabled
t43
40
40
ns max
Data access time after SCLK falling edge
t5
0.4 × tSCLK
0.4 × tSCLK
ns min
SCLK low pulse width
t6
0.4 × tSCLK
0.4 × tSCLK
ns min
SCLK high pulse width
t7
10
10
ns min
SCLK to DOUT valid hold time
t84
15/45
15/35
ns min/max
SCLK falling edge to DOUT high impedance
t9
10
10
ns min
DIN setup time prior to SCLK falling edge
t10
5
5
ns min
DIN hold time after SCLK falling edge
t11
20
20
ns min
16th SCLK falling edge to CS high
t12
1
1
μs max
Power-up time from full power-down/auto shutdown mode
1 Sample tested at 25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of AVDD) and timed from a voltage level of 1.6 V. See Figure 2.
The 3 V operating range spans from 2.7 V to 3.6 V. The 5 V operating range spans from 4.75 V to 5.25 V.
2 Mark/space ratio for the SCLK input is 40/60 to 60/40.
3 Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.4 V or 0.7 × VDRIVE.
4 t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
TO
OUTPUT
PIN
50pF
IOH
IOL
CL
200µA
200µA
1.6V
Figure 2. Load Circuit for Digital Output Timing Specifications


Codice articolo simile - AD7928BRUZ

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7928BRUZ AD-AD7928BRUZ Datasheet
456Kb / 32P
   8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP
REV. D
More results

Descrizione simile - AD7928BRUZ

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7908 AD-AD7908_15 Datasheet
557Kb / 28P
   8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP
Rev. E
AD7928 AD-AD7928_15 Datasheet
557Kb / 28P
   8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP
Rev. E
AD7928BRUZ AD-AD7928BRUZ Datasheet
456Kb / 32P
   8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP
REV. D
AD7918 AD-AD7918_15 Datasheet
557Kb / 28P
   8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP
Rev. E
AD7908 AD-AD7908 Datasheet
607Kb / 24P
   8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP
REV. A
logo
Texas Instruments
ADS7950 TI1-ADS7950_12 Datasheet
1Mb / 65P
[Old version datasheet]   12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs
ADS7950 TI-ADS7950 Datasheet
1Mb / 43P
[Old version datasheet]   12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs
ADS7950 TI1-ADS7950_14 Datasheet
2Mb / 66P
[Old version datasheet]   12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs
logo
Analog Devices
AD7476 AD-AD7476_15 Datasheet
560Kb / 25P
   1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23
Rev. F
AD7478 AD-AD7478_15 Datasheet
560Kb / 25P
   1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23
Rev. F
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com