Motore di ricerca datesheet componenti elettronici |
|
FM25H20-DG Scheda tecnica(PDF) 2 Page - Cypress Semiconductor |
|
FM25H20-DG Scheda tecnica(HTML) 2 Page - Cypress Semiconductor |
2 / 16 page FM25H20 - 2Mb SPI FRAM Document Number: 001-85935 Rev. *A Page 2 of 16 Instruction Decode Clock Generator Control Logic Write Protect Instruction Register Address Register Counter 32768 x 64 FRAM Array 18 Data I/O Register 8 Nonvolatile Status Register 3 W S HOLD C Q D Figure 1. Block Diagram Pin Descriptions Pin Name I/O Description /S Input Chip Select: This active low input activates the device. When high, the device enters low-power standby mode, ignores other inputs, and all outputs are tri-stated. When low, the device internally activates the C signal. A falling edge on /S must occur prior to every op-code. C Input Serial Clock: All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Since the device is static, the clock frequency may be any value between 0 and 40 MHz and may be interrupted at any time. /HOLD Input Hold: The /HOLD pin is used when the host CPU must interrupt a memory operation for another task. When /HOLD is low, the current operation is suspended. The device ignores any transition on C or /S. All transitions on /HOLD must occur while C is low. /W Input Write Protect: This active low pin prevents write operations only to the Status Register. A complete explanation of write protection is provided on pages 6 and 7. D Input Serial Input: All data is input to the device on this pin. The pin is sampled on the rising edge of C and is ignored at other times. It should always be driven to a valid logic level to meet IDD specifications. * D may be connected to Q for a single pin data interface. Q Output Serial Output: This is the data output pin. It is driven during a read and remains tri- stated at all other times including when /HOLD is low. Data transitions are driven on the falling edge of the serial clock. * Q may be connected to D for a single pin data interface. VDD Supply Power Supply (2.7V to 3.6V) VSS Supply Ground |
Codice articolo simile - FM25H20-DG |
|
Descrizione simile - FM25H20-DG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |