Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

FM27C040QE90 Scheda tecnica(PDF) 7 Page - Fairchild Semiconductor

Il numero della parte FM27C040QE90
Spiegazioni elettronici  4,194,304-Bit 512K x 8 High Performance CMOS EPROM
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  FAIRCHILD [Fairchild Semiconductor]
Homepage  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FM27C040QE90 Scheda tecnica(HTML) 7 Page - Fairchild Semiconductor

Back Button FM27C040QE90 Datasheet HTML 3Page - Fairchild Semiconductor FM27C040QE90 Datasheet HTML 4Page - Fairchild Semiconductor FM27C040QE90 Datasheet HTML 5Page - Fairchild Semiconductor FM27C040QE90 Datasheet HTML 6Page - Fairchild Semiconductor FM27C040QE90 Datasheet HTML 7Page - Fairchild Semiconductor FM27C040QE90 Datasheet HTML 8Page - Fairchild Semiconductor FM27C040QE90 Datasheet HTML 9Page - Fairchild Semiconductor FM27C040QE90 Datasheet HTML 10Page - Fairchild Semiconductor FM27C040QE90 Datasheet HTML 11Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
7
www.fairchildsemi.com
FM27C040 Rev. A
Functional Description
DEVICE OPERATION
The six modes of operation of the EPROM are listed in Table 1. It
should be noted that all inputs for the six modes are at TTL levels.
The power supplies required are V
CC and VPP. The VPP power
supply must be at 12.75V during the three programming modes,
and must be at 5V in the other three modes. The V
CC power supply
must be at 6.25V during the three programming modes, and at 5V
in the other three modes.
Read Mode
The EPROM has two control functions, both of which must be
logically active in order to obtain data at the outputs. Chip Enable
(CE/PGM) is the power control and should be used for device
selection. Output Enable (OE) is the output control and should be
used to gate data to the output pins, independent of device
selection. Assuming that addresses are stable, address access
time (tACC) is equal to the delay from CE to output (tCE). Data is
available at the outputs tOE after the falling edge of OE, assuming
that CE/PGM has been low and addresses have been stable for
at least tACC -tOE.
Standby Mode
The EPROM has a standby mode which reduces the active power
dissipation by over 99%, from of 65 mW to 0.55 mW. The EPROM
is placed in the standby mode by applying a CMOS high signal to
the CE/PGM input. When in standby mode, the outputs are in a
high impedance state, independent of the OE input.
Output Disable
The EPROM is placed in output disable by applying a TTL high
signal to the OE input. When in output disable all circuitry is
enabled, except the outputs are in a high impedance state (TRI-
STATE).
Output OR-Typing
Because the EPROM is usually used in larger memory arrays,
Fairchild has provided a 2-line control function that accommo-
dates this use of multiple memory connections. The 2-line control
function allows for:
1. the lowest possible memory power dissipation, and
2. complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended
that CE/PGM be decoded and used as the primary device select-
ing function, while OE be made a common connection to all
devices in the array and connected to the READ line from the
system control bus. This assures that all deselected memory
devices are in their low power standby modes and that the output
pins are active only when data is desired from a particular memory
device.
Programming
CAUTION: Exceeding 14V on pin 1 (V
PP) will damage the EPROM.
Initially, and after each erasure, all bits of the EPROM are in the
“1’s” state. Data is introduced by selectively programming “0’s”
into the desired bit locations. Although only “0’s” will be pro-
grammed, both “1’s” and “0’s” can be presented in the data word.
The only way to change a “0” to a “1” is by ultraviolet light erasure.
The EPROM is in the programming mode when the V
PP power
supply is at 12.75V and OE is at V
IH. It is required that at least a
0.1
µF capacitor be placed across V
PP, VCC to ground to suppress
spurious voltage transients which may damage the device. The
data to be programmed is applied 8 bits in parallel to the data
output pins. The levels required for the address and data inputs
are TTL.
When the address and data are stable, an active low, TTL program
pulse is applied to the CE/PGM input. A program pulse must be
applied at each address location to be programmed. The EPROM
is programmed with the Turbo Programming Algorithm shown in
Figure 1. Each Address is programmed with a series of 50
µs
pulses until it verifies good, up to a maximum of 10 pulses. Most
memory cells will program with a single 50
µs pulse. (The standard
National Semiconductor Algorithm may also be used but it will
have longer programming time.)
The EPROM must not be programmed with a DC signal applied to
the CE/PGM input.
Programming multiple EPROM in parallel with the same data can
be easily accomplished due to the simplicity of the pro-gramming
requirements. Like inputs of the parallel EPROM may be con-
nected together when they are programmed with the same data.
A low level TTL pulse applied to the CE/PGM input programs the
paralleled EPROM.
Program Inhibit
Programming multiple EPROMs in parallel with different data is
also easily accomplished. Except for CE/PGM all like in-puts
(including OE) of the parallel EPROMs may be com-mon. A TTL
low level program pulse applied to an EPROM’s CE/PGM input
with V
PP at 12.75V will program that EPROM. A TTL high level CE/
PGM input inhibits the other EPROMs from being programmed.
Program Verify
A verify should be performed on the programmed bits to determine
whether they were correctly programmed. The verify may be
performed with V
PP at 12.75V. VPP must be at VCC, except during
programming and program verify.
AFTER PROGRAMMING
Opaque labels should be placed over the EPROM window to
prevent unintentional erasure. Covering the window will also
prevent temporary functional failure due to the generation of photo
currents.
MANUFACTURER’S IDENTIFICATION CODE
The EPROM has a manufacturer’s identification code to aid in
programming. When the device is inserted in an EPROM pro-
grammer socket, the programmer reads the code and then
automatically calls up the specific programming algorithm for the
part. This automatic programming control is only possible with
programmers which have the capability of reading the code.
The Manufacturer’s Identification code, shown in Table 2, specifi-
cally identifies the manufacturer and device type. The code for
FM27C040 is “8F08”, where “8F” designates that it is made by
Fairchild Semiconductor, and “08” designates a 4 Megabit (512K
x 8) part.
The code is accessed by applying 12V
±0.5V to address pin A9.
Addresses A1–A8, A10–A18, and all control pins are held at VIL.
Address pin A0 is held at V
IL for the manufacturer’s code, and held
at V
IH for the device code. The code is read on the eight data pins,
O0 –O7 . Proper code access is only guaranteed at 25
°C ± 5°C.


Codice articolo simile - FM27C040QE90

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Fairchild Semiconductor
FM27C010 FAIRCHILD-FM27C010 Datasheet
109Kb / 10P
   1,048,576-Bit 128K x 8 High Performance CMOS EPROM
FM27C010N120 FAIRCHILD-FM27C010N120 Datasheet
109Kb / 10P
   1,048,576-Bit 128K x 8 High Performance CMOS EPROM
FM27C010N150 FAIRCHILD-FM27C010N150 Datasheet
109Kb / 10P
   1,048,576-Bit 128K x 8 High Performance CMOS EPROM
FM27C010N90 FAIRCHILD-FM27C010N90 Datasheet
109Kb / 10P
   1,048,576-Bit 128K x 8 High Performance CMOS EPROM
FM27C010NE120 FAIRCHILD-FM27C010NE120 Datasheet
109Kb / 10P
   1,048,576-Bit 128K x 8 High Performance CMOS EPROM
More results

Descrizione simile - FM27C040QE90

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Fairchild Semiconductor
NM27C040 FAIRCHILD-NM27C040 Datasheet
111Kb / 11P
   4,194,304-Bit (512K x 8) High Performance CMOS EPROM
logo
National Semiconductor ...
NM27P040 NSC-NM27P040 Datasheet
151Kb / 10P
   4,194,304-Bit (512K x 8) Processor Oriented CMOS EPROM
logo
Fairchild Semiconductor
NM27C240 FAIRCHILD-NM27C240 Datasheet
96Kb / 10P
   4,194,304-Bit (256k x 16) High Performance CMOS EPROM
logo
Macronix International
MX27L512 MCNIX-MX27L512 Datasheet
760Kb / 14P
   512K-BIT [64K x 8] CMOS EPROM
logo
Microchip Technology
27C512A MICROCHIP-27C512A_04 Datasheet
133Kb / 10P
   512K (64K x 8) CMOS EPROM
2004
27C512A MICROCHIP-27C512A Datasheet
69Kb / 12P
   512K (64K x 8) CMOS EPROM
1996
logo
Fairchild Semiconductor
NM27C128 FAIRCHILD-NM27C128 Datasheet
112Kb / 11P
   131,072-Bit (16K x 8) High Performance CMOS EPROM
FM27C010 FAIRCHILD-FM27C010 Datasheet
109Kb / 10P
   1,048,576-Bit 128K x 8 High Performance CMOS EPROM
NM27C010 FAIRCHILD-NM27C010 Datasheet
117Kb / 10P
   1,048,576-Bit (128K x 8) High Performance CMOS EPROM
FM27C256 FAIRCHILD-FM27C256 Datasheet
103Kb / 10P
   262,144-Bit (32K x 8) High Performance CMOS EPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com