Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

FM3540 Scheda tecnica(PDF) 4 Page - Fairchild Semiconductor

Il numero della parte FM3540
Spiegazioni elettronici  4/5 Bit Multiplexed, 1 Bit Latched Port with Standard 2-Wire Bus Interface and Non-Volatile Latches
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  FAIRCHILD [Fairchild Semiconductor]
Homepage  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FM3540 Scheda tecnica(HTML) 4 Page - Fairchild Semiconductor

  FM3540 Datasheet HTML 1Page - Fairchild Semiconductor FM3540 Datasheet HTML 2Page - Fairchild Semiconductor FM3540 Datasheet HTML 3Page - Fairchild Semiconductor FM3540 Datasheet HTML 4Page - Fairchild Semiconductor FM3540 Datasheet HTML 5Page - Fairchild Semiconductor FM3540 Datasheet HTML 6Page - Fairchild Semiconductor FM3540 Datasheet HTML 7Page - Fairchild Semiconductor FM3540 Datasheet HTML 8Page - Fairchild Semiconductor FM3540 Datasheet HTML 9Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
4
www.fairchildsemi.com
www.fairchildsemi.com
FM3540/60 Rev. C
Multiplexer Logic
The output multiplexer logic determines what value is actually
output to the Y-port. The value that is output is dependent upon b7-
b6 of the SOPRA and SOPRB registers, as well as the external
mux_sel and override# inputs. The is only one set of MXS bits in
the SOPRA and SOPRB registers. Regardless of whether one
writes to SOPRA or SOPRB register for setting the MXS bits, the
result is the same. These same bits appear in both the registers.
If the mux_sel is logic 0 and OVRD is logic 1, then, if b7,b6 is “10”
then the value on the I-port is passed. When b7 is “00” the value
of the SOPRA register is passed on the next IIC stop condition,
and .When b7 is “01” the value of the SOPRB register is passed
on the next IIC stop condition. If mux_sel is logic 1 and OVRD is
logic 1, the input lines I0-4 are used to drive the outputs. The above
table describes all the combinations.
IIC Interface
The IIC Interface is a standard slave interface. As a slave interface
the device will not generate its own clock. Data can be read from
and written into the device. Commands for reading and writing the
registers are generated by the IIC Master.
START and STOP Conditions
If so desired only the SOPRA register can be read. This is
accomplished by issuing a stop command after acknowledge bit
for the first byte read. If no stop is issued, the device will output the
registers in the above sequence.
Writing to the Registers
Data is written to the SOPR registers through the serial port
interface. When a write request is received with the Start Address
it is assumed that the intent is to write the SOPR registers. The
value placed in the least 6 significant bits of the register contain the
new code to be placed in the SOPR A/B registers. The value of the
two most significant bits must contain the address of the destina-
tion register SOPRA or SOPRB.
The internal non-volatile latch takes about 10 ms to update its
data. The new data is reflected on the outputs after the internal
non-volatile latch is updated, if the corresponding select bits
(MXSx, OVRD and mux_sel) are set to reflect the state of the non-
volatile register
Register Read Sequence
Slave
SOPRA
SOPRB
PIPR
S Address R A Register A Register A Register A P
S
1001110
1
A 00bbbbbb
A 00bbbbbb
A 00bbbbbb
A
P
Register Write Sequence
Slave
SOPRx
S Address W A Register A S
S
1001110
0
A xxbbbbbb
A S
xx = Register Selection bits (MXSB and MXSA) xx = 00 selects
SOPRA, 01 selects SOPRB
Register Write Sequence using
Repeated Start Condition
Slave
SOPRA
Slave
SOPRx
S Address R A
Register
A S Address W A
Register
A P
S 1001110 1
A 00bbbbbb A
S 1001110 0
A xxbbbbbb A
P
Figure 4
The IIC protocol uniquely defines START and STOP conditions.
A START condition is defined as a HIGH to LOW transition of the
SDA signal while SCL is HIGH. A STOP condition is defined as a
LOW to HIGH transition of the SDA signal while SCL is HIGH.
These are shown in Figure 2.
Device Addressing
The device uses 7 bit IIC addressing. The address has been
defined as 1001 110 if the ASEL input is ‘1’ and 0110 111 if the
ASEL input is ‘0’. The address byte is the first byte of data sent after
a start condition. This is the only address that this device will
respond to. The device will not respond to the general call address
0000 000.
Reading from the Registers
Data can be read from both of the internal registers. All reads are
non-destructive and do not change the value in the register or the
internal state of the device. When a start condition is received with
a read request both registers can be read out in the following
sequence.
(1)
SOPRA - Serial Output Port Register A
(2)
SPORB - Serial Output Port Register B
(3)
PIPR - PORT-I Value
SDA
SCL
START
Condition
STOP
Condition


Codice articolo simile - FM3540

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Rectron Semiconductor
FM350 RECTRON-FM350 Datasheet
25Kb / 2P
   SURFACE MOUNT SCHOTTKY BARRIER RECTIFIER(VOLTAGE RANGE 20 to 100 Volts CURRENT 3.0 Amperes)
logo
Formosa MS
FM350 FORMOSA-FM350 Datasheet
70Kb / 2P
   Silicon epitaxial planer type
logo
SHENZHEN YONGERJIA INDU...
FM350 WINNERJOIN-FM350 Datasheet
87Kb / 2P
   Chip Schottky Barrier Diodes
logo
Formosa MS
FM350-A FORMOSA-FM350-A Datasheet
69Kb / 2P
   Silicon epitaxial planer type
FM350-AL FORMOSA-FM350-AL Datasheet
71Kb / 2P
   Chip Schottky Barrier Diodes - Silicon epitaxial planer type
More results

Descrizione simile - FM3540

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
NXP Semiconductors
PCA8550 PHILIPS-PCA8550 Datasheet
87Kb / 12P
   4-bit multiplexed/1-bit latched 5-bit I2C EEPROM
1998 Sep 29
PCA9558 NXP-PCA9558 Datasheet
165Kb / 27P
   8-bit I2C-bus and SMBus I/O port with 5-bit multiplexed/1-bit latched 6-bit I2C-bus EEPROM DIP switch and 2-kbit EEPROM
Rev. 04-14 April 2009
PCA9559 PHILIPS-PCA9559 Datasheet
83Kb / 11P
   5-bit multiplexed/1-bit latched 6-bit I2C EEPROM
2003 Jun 27
PCA9558 PHILIPS-PCA9558 Datasheet
131Kb / 18P
   8-bit I2C and SMBus I/O port with 5-bit multiplexed/1-bit latched 6-bit I2C EEPROM and 2 k bit EEPROM
2002 May 24
logo
Fairchild Semiconductor
NM34C02 FAIRCHILD-NM34C02 Datasheet
90Kb / 12P
   2K-Bit Standard 2-Wire Bus Interface
logo
NXP Semiconductors
PCA9560 PHILIPS-PCA9560 Datasheet
111Kb / 17P
   Dual 5-bit multiplexed 1-bit latched I2C EEPROM DIP switch
2003 Jun 27
PCA9560 PHILIPS-PCA9560_04 Datasheet
129Kb / 17P
   Dual 5-bit multiplexed 1-bit latched I2C EEPROM DIP switch
2004 May 19
logo
Texas Instruments
DP83936AVUL-20 TI1-DP83936AVUL-20_11 Datasheet
1Mb / 106P
[Old version datasheet]   32-bit non-multiplexed address and data bus
logo
Fairchild Semiconductor
FM24C16U FAIRCHILD-FM24C16U Datasheet
103Kb / 14P
   16K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C08 FAIRCHILD-NM24C08 Datasheet
104Kb / 14P
   8K-Bit Standard 2-Wire Bus Interface Serial EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com