Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD7634BSTZ Scheda tecnica(PDF) 6 Page - Analog Devices

Il numero della parte AD7634BSTZ
Spiegazioni elettronici  18-Bit, 670 kSPS, Differential Programmable Input PulSAR짰 ADC
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD7634BSTZ Scheda tecnica(HTML) 6 Page - Analog Devices

Back Button AD7634BSTZ Datasheet HTML 2Page - Analog Devices AD7634BSTZ Datasheet HTML 3Page - Analog Devices AD7634BSTZ Datasheet HTML 4Page - Analog Devices AD7634BSTZ Datasheet HTML 5Page - Analog Devices AD7634BSTZ Datasheet HTML 6Page - Analog Devices AD7634BSTZ Datasheet HTML 7Page - Analog Devices AD7634BSTZ Datasheet HTML 8Page - Analog Devices AD7634BSTZ Datasheet HTML 9Page - Analog Devices AD7634BSTZ Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
AD7634
Data Sheet
Rev. B | Page 6 of 32
Parameter
Symbol
Min
Typ
Max
Unit
SLAVE SERIAL/SERIAL CONFIGURATION INTERFACE MODES2
(See Figure 44, Figure 45, and Figure 47)
External SDCLK, SCCLK Setup Time
t31
5
ns
External SDCLK Active Edge to SDOUT Delay
t32
2
18
ns
SDIN/SCIN Setup Time
t33
5
ns
SDIN/SCIN Hold Time
t34
5
ns
External SDCLK/SCCLK Period
t35
25
ns
External SDCLK/SCCLK High
t36
10
ns
External SDCLK/SCCLK Low
t37
10
ns
1 In warp mode only, the time between conversions is 1 ms; otherwise, there is no required maximum time.
2 In serial interface modes, the SDSYNC, SDSCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise, the load is 60 pF maximum.
3 In serial master read during convert mode. See Table 4 for serial master read after convert mode.
Table 4. Serial Clock Timings in Master Read After Convert Mode
DIVSCLK[1]
0
0
1
1
DIVSCLK[0]
Symbol
0
1
0
1
Unit
SYNC to SDCLK First Edge Delay Minimum
t18
3
20
20
20
ns
Internal SDCLK Period Minimum
t19
30
60
120
240
ns
Internal SDCLK Period Maximum
t19
45
90
180
360
ns
Internal SDCLK High Minimum
t20
15
30
60
120
ns
Internal SDCLK Low Minimum
t21
10
25
55
115
ns
SDOUT Valid Setup Time Minimum
t22
4
20
20
20
ns
SDOUT Valid Hold Time Minimum
t23
5
8
35
90
ns
SDCLK Last Edge to SYNC Delay Minimum
t24
5
7
35
90
ns
BUSY High Width Maximum
t28
Warp Mode
1.98
2.78
4.34
7.46
μs
Normal Mode
2.23
3.03
4.59
7.71
μs
Impulse Mode
2.48
3.28
4.84
7.96
μs
NOTES
1. IN SERIAL INTERFACE MODES, THE SYNC, SDCLK,
AND SDOUT ARE DEFINED WITH A MAXIMUM LOAD
CL OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.
1.6mA
IOL
500µA
IOH
1.4V
TO OUTPUT
PIN
CL
60pF
Figure 2. Load Circuit for Digital Interface Timing,
SDOUT, SYNC, and SDCLK Outputs, CL = 10 pF
0.8V
2V
2V
0.8V
0.8V
2V
tDELAY
tDELAY
Figure 3. Voltage Reference Levels for Timing


Codice articolo simile - AD7634BSTZ

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7634BSTZ AD-AD7634BSTZ Datasheet
677Kb / 33P
   18-Bit, 670 kSPS, Differential Programmable Input PulSAR ADC
AD7634BSTZRL AD-AD7634BSTZRL Datasheet
677Kb / 33P
   18-Bit, 670 kSPS, Differential Programmable Input PulSAR ADC
More results

Descrizione simile - AD7634BSTZ

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7634 AD-AD7634_17 Datasheet
677Kb / 33P
   18-Bit, 670 kSPS, Differential Programmable Input PulSAR ADC
AD7631BSTZ AD-AD7631BSTZ Datasheet
681Kb / 32P
   18-Bit, 250 kSPS, Differential Programmable Input PulSAR짰 ADC
REV. A
AD7634 AD-AD7634_15 Datasheet
601Kb / 32P
   18-Bit, 670 kSPS, Differential Programmable Input PulSAR
REV. B
AD7631 AD-AD7631_17 Datasheet
664Kb / 33P
   18-Bit, 250 kSPS, Differential Programmable Input PulSAR ADC
AD7631 AD-AD7631 Datasheet
333Kb / 14P
   18-Bit 250/670 kSPS PulSAR Bipolar Programmable Inputs ADC
Rev. PrC
AD7631 AD-AD7631_15 Datasheet
587Kb / 32P
   18-Bit, 250 kSPS, Differential Programmable Input PulSAR
REV. B
AD7690BRMZ AD-AD7690BRMZ Datasheet
620Kb / 24P
   18-Bit, 1.5 LSB INL, 400 kSPS PulSAR짰 Differential ADC in MSOP/QFN
REV. B
AD7693BRMZ AD-AD7693BRMZ Datasheet
624Kb / 24P
   16-Bit, 짹0.5 LSB, 500 kSPS PulSAR짰 Differential ADC in MSOP/QFN
REV. A
AD7694ARMZRL7 AD-AD7694ARMZRL7 Datasheet
348Kb / 16P
   16-Bit, 250 kSPS PulSAR짰 ADC in MSOP
REV. A
AD7694BRMZ AD-AD7694BRMZ Datasheet
348Kb / 16P
   16-Bit, 250 kSPS PulSAR짰 ADC in MSOP
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com