Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9240 Scheda tecnica(PDF) 8 Page - Analog Devices

Il numero della parte AD9240
Spiegazioni elettronici  Complete 14-Bit, 10 MSPS Monolithic A/D Converter
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9240 Scheda tecnica(HTML) 8 Page - Analog Devices

Back Button AD9240 Datasheet HTML 4Page - Analog Devices AD9240 Datasheet HTML 5Page - Analog Devices AD9240 Datasheet HTML 6Page - Analog Devices AD9240 Datasheet HTML 7Page - Analog Devices AD9240 Datasheet HTML 8Page - Analog Devices AD9240 Datasheet HTML 9Page - Analog Devices AD9240 Datasheet HTML 10Page - Analog Devices AD9240 Datasheet HTML 11Page - Analog Devices AD9240 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 24 page
background image
AD9240
REV. A
–8–
CLOCK FREQUENCY – MHz
80
20
120
10
70
60
50
40
30
10
0
RBIAS = 10k
RBIAS = 20k
RBIAS = 200k
RBIAS =
4k
RBIAS =
2k
Figure 21. SINAD vs. Clock Frequency for Varying RBIAS
Values (VCM = 2.5 V, AIN = –0.5 dB, 5 V Span, fIN = fCLK/2)
CLOCK FREQUENCY – MHz
400
100
220
4
6
8
10
12
14
16
18
350
300
250
200
150
RBIAS
= 1.7k
RBIAS
= 2k
RBIAS
= 2.5k
RBIAS
= 3.3k
RBIAS
= 5k
RBIAS
= 10k
RBIAS
= 100k
Figure 22. Power Dissipation vs. Clock Frequency for
Varying RBIAS Values
ANALOG INPUT AND REFERENCE OVERVIEW
Figure 23, a simplified model of the AD9240, highlights the rela-
tionship between the analog inputs, VINA, VINB, and the ref-
erence voltage, VREF. Like the voltage applied to the top of
the resistor ladder in a flash A/D converter, the value VREF defines
the maximum input voltage to the A/D core. The minimum input
voltage to the A/D core is automatically defined to be –VREF.
VCORE
VINA
VINB
+VREF
–VREF
A/D
CORE
14
AD9240
Figure 23. Equivalent Functional Input Circuit
INTRODUCTION
The AD9240 uses a four-stage pipeline architecture with a
wideband input sample-and-hold amplifier (SHA) implemented
on a cost-effective CMOS process. Each stage of the pipeline,
excluding the last, consists of a low resolution flash A/D con-
nected to a switched capacitor DAC and interstage residue
amplifier (MDAC). The residue amplifier amplifies the differ-
ence between the reconstructed DAC output and the flash input
for the next stage in the pipeline. One bit of redundancy is used
in each of the stages to facilitate digital correction of flash er-
rors. The last stage simply consists of a flash A/D.
The pipeline architecture allows a greater throughput rate at the
expense of pipeline delay or latency. This means that while the
converter is capable of capturing a new input sample every clock
cycle, it actually takes three clock cycles for the conversion to be
fully processed and appear at the output. This latency is not a
concern in most applications. The digital output, together with
the out-of-range indicator (OTR), is latched into an output
buffer to drive the output pins. The output drivers can be con-
figured to interface with +5 V or +3.3 V logic families.
The AD9240 uses both edges of the clock in its internal timing
circuitry (see Figure 1 and specification page for exact timing
requirements). The A/D samples the analog input on the rising
edge of the clock input. During the clock low time (between the
falling edge and rising edge of the clock), the input SHA is in
the sample mode; during the clock high time it is in the hold
mode. System disturbances just prior to the rising edge of the
clock and/or excessive clock jitter may cause the input SHA to
acquire the wrong value, and should be minimized.
Speed/Power Programmability
The AD9240’s maximum conversion rate and associated power
dissipation can be set using the part’s BIAS pin. A simplified
diagram of the on-chip circuitry associated with the BIAS pin is
shown in Figure 20.
AD9240
BIAS
RBIAS
IFIXED
ADCBIAS
Figure 20.
The value of RBIAS can be varied over a limited range to set the
maximum sample rate and power dissipation of the AD9240. A
typical plot of S/(N+D) @ fIN = Nyquist vs. fCLK at varying
RBIAS is shown in Figure 21. A similar plot of power vs. fCLK
at varying RBIAS is shown in Figure 22. These plots indicate
typical performance vs. RBIAS. Note that all other plots and
specifications in this data sheet reflect performance at a fixed
RBIAS = 2 k
Ω.


Codice articolo simile - AD9240

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD9240 AD-AD9240 Datasheet
327Kb / 24P
   Complete 14-Bit, 10 MSPS Monolithic A/D Converter
REV. B
AD9240 AD-AD9240 Datasheet
369Kb / 25P
   Monolithic A/D Converter
AD9240-EB AD-AD9240-EB Datasheet
902Kb / 28P
   High Speed ADC USB FIFO Evaluation Kit
REV. 0
AD9240AS AD-AD9240AS Datasheet
327Kb / 24P
   Complete 14-Bit, 10 MSPS Monolithic A/D Converter
REV. B
AD9240AS AD-AD9240AS Datasheet
369Kb / 25P
   Monolithic A/D Converter
More results

Descrizione simile - AD9240

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD9240ASRL AD-AD9240ASRL Datasheet
327Kb / 24P
   Complete 14-Bit, 10 MSPS Monolithic A/D Converter
REV. B
AD9240ASZ AD-AD9240ASZ Datasheet
327Kb / 24P
   Complete 14-Bit, 10 MSPS Monolithic A/D Converter
REV. B
AD9241 AD-AD9241 Datasheet
495Kb / 24P
   Complete 14-Bit, 1.25 MSPS Monolithic A/D Converter
REV. 0
AD9243 AD-AD9243_15 Datasheet
403Kb / 24P
   Complete 14-Bit, 3.0 MSPS Monolithic A/D Converter
REV. A
AD9243ASZ AD-AD9243ASZ Datasheet
403Kb / 24P
   Complete 14-Bit, 3.0 MSPS Monolithic A/D Converter
REV. A
AD9243 AD-AD9243 Datasheet
545Kb / 24P
   Complete 14-Bit, 3.0 MSPS Monolithic A/D Converter
REV. A
AD9243ASRL AD-AD9243ASRL Datasheet
403Kb / 24P
   Complete 14-Bit, 3.0 MSPS Monolithic A/D Converter
REV. A
AD9241 AD-AD9241_17 Datasheet
530Kb / 25P
   Complete 14-Bit, 1.25 MSPS Monolithic A/D Converter
AD9241ASZ AD-AD9241ASZ Datasheet
497Kb / 24P
   Complete 14-Bit, 1.25 MSPS Monolithic A/D Converter
REV. 0
AD9241 AD-AD9241_15 Datasheet
497Kb / 24P
   Complete 14-Bit, 1.25 MSPS Monolithic A/D Converter
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com