Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD7878JP Scheda tecnica(PDF) 8 Page - Analog Devices

Il numero della parte AD7878JP
Spiegazioni elettronici  LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD7878JP Scheda tecnica(HTML) 8 Page - Analog Devices

Back Button AD7878JP Datasheet HTML 4Page - Analog Devices AD7878JP Datasheet HTML 5Page - Analog Devices AD7878JP Datasheet HTML 6Page - Analog Devices AD7878JP Datasheet HTML 7Page - Analog Devices AD7878JP Datasheet HTML 8Page - Analog Devices AD7878JP Datasheet HTML 9Page - Analog Devices AD7878JP Datasheet HTML 10Page - Analog Devices AD7878JP Datasheet HTML 11Page - Analog Devices AD7878JP Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 16 page
background image
AD7878
–8–
REV. A
Extended Read/Write Operation
As described earlier, a read/write operation to the AD7878 can
cause spurious on-chip transients. Should these transients occur
while the track/hold is going from track to hold mode, it may
result in an incorrect value of VIN being held by the track/hold
amplifier. Because the
CONVST input has asynchronous capa-
bility, a read/write operation could occur while
CONVST is
low. The AD7878 allows the read/write operation to occur but
has the facility to disable its three-state drivers so that there is
no data bus activity and, hence, no transients while the track/
hold goes from track to hold.
Writing a logic 0 to DB5 (
DISO) of the status/control register
prevents the output latches from being enabled while the
AD7878
BUSY signal is low. If a microprocessor read/write
operation can occur during the
BUSY low time, the BUSY
should be gated with
CS of the AD7878 and this gated signal
used to stretch the instruction cycle using DMACK (ADSP-
2100), READY (TMS32020) or
DTACK (68000).
When
CONVST goes low, the AD7878 acknowledges it by
bringing
BUSY low on the next rising edge of CLK IN. With a
logic 0 in DB5, the AD7878 data bus cannot now be enabled. If
a read/write operation now occurs, the
BUSY and CS gated
signal drives the microprocessor into a WAIT state, thereby
extending the read/write operation.
BUSY goes high on the
second rising edge of CLK IN after
CONVST goes high. The
AD7878 data outputs are now enabled and the microprocessor
is released from its WAIT state, allowing it to complete its read/
write operation to the AD7878.
The microprocessor cycle time for the read/write operation is
extended by the
CONVST pulse width plus two CLK IN peri-
ods worst case. This is the maximum length of time for which
BUSY can be low. Assuming a CONVST pulse width of two
CLK IN periods and an 8 MHz CLK IN, the instruction cycle
is extended by 500 ns maximum. Figure 9 shows the timing
diagram for an extended read operation. In a similar manner, a
write operation will be extended if it occurs during a
CONVST
pulse.
For processors that cannot be forced into a WAIT state, writing
a logic 1 into DB5 of the status/control register allows the out-
put latches to be enabled while
BUSY is low. In this case BUSY
still goes low as before, but it would not be used to stretch the
read/write cycle and the instruction cycle continues as normal
(see Figures 6 and 8).
Figure 9. Extended Read Operation
AD7878 DYNAMIC SPECIFICATIONS
The AD7878 is specified and 100% tested for dynamic perfor-
mance specifications rather than for traditional dc specifications
such as Integral and Differential Nonlinearity. These ac specifi-
cations provide information on the AD7878’s effect on the spec-
tral content of the input signal. Hence, the parameters for which
the AD7878 is specified include SNR, Harmonic Distortion, inter-
modulation Distortion and Peak Harmonics. These terms are dis-
cussed in more detail in the following sections.
Signal-to-Noise Ratio (SNR)
SNR is the measured signal-to-noise ratio at the output of the
ADC. The signal is the rms magnitude of the fundamental.
Noise is the rms sum of all the nonfundamental signals (excluding
dc) up to half the sampling frequency (fS/2). SNR is dependent
upon the number of quantization levels used in the digitization
process; the more levels, the smaller the quantization noise. The
theoretical signal-to-noise ratio for a sine wave input is given by
SNR = (6.02 N + 1.76) dB
(1)
where N is the number of bits. Thus for an ideal 12-bit con-
verter, SNR = 74 dB.
The output spectrum from the ADC is evaluated by applying a
sine-wave signal of very low distortion to the VIN input, which is
sampled at a 100 kHz sampling rate. A Fast Fourier Transform
(FFT) plot is generated from which the SNR data can be ob-
tained. Figure 10 shows a typical 2048 point FFT plot of the
AD7878KN with an input signal of 25 kHz and a sampling
frequency of 100 kHz. The SNR obtained from this graph is
72.6 dB. It should be noted that the harmonics are included in
the SNR calculation.
Figure 10. AD7878 FFT Plot
Effective Number of Bits
The formula given in (1) relates the SNR to the number of bits.
Rewriting the formula, as in (2), it is possible to get a measure of
performance expressed in effective number of bits (N). The
effective number of bits for a device can be calculated directly
from its measured SNR.
N
=
SNR –1.76
6.02
(2)


Codice articolo simile - AD7878JP

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7878JP AD-AD7878JP Datasheet
450Kb / 17P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
More results

Descrizione simile - AD7878JP

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD7878 AD-AD7878_17 Datasheet
450Kb / 17P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
AD7870A AD-AD7870A Datasheet
250Kb / 12P
   LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7870 AD-AD7870 Datasheet
331Kb / 20P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. B
AD7875KNZ AD-AD7875KNZ Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7870A AD-AD7870A_15 Datasheet
256Kb / 12P
   LC MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7886 AD-AD7886 Datasheet
400Kb / 16P
   LC2MOS 12-Bit, 750 kHz/1 MHz, Sampling ADC
REV. B
AD7572 AD-AD7572 Datasheet
694Kb / 8P
   LC2MOS COMPLETE, HIGH SPEED 12-BIT ADC
REV. A
AD7572A AD-AD7572A Datasheet
816Kb / 12P
   LC2MOS COMPLETE, HIGH SPEED 12-BIT ADC
REV. A
AD7572AANZ10 AD-AD7572AANZ10 Datasheet
819Kb / 12P
   LC2MOS COMPLETE,HIGH SPEED 12-BIT ADC
REV. A
AD7883 AD-AD7883 Datasheet
349Kb / 12P
   LC2MOS 12-Bit, 3.3 V Sampling ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com