Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD6620AS Scheda tecnica(PDF) 3 Page - Analog Devices

Il numero della parte AD6620AS
Spiegazioni elettronici  65 MSPS Digital Receive Signal Processor
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD6620AS Scheda tecnica(HTML) 3 Page - Analog Devices

  AD6620AS Datasheet HTML 1Page - Analog Devices AD6620AS Datasheet HTML 2Page - Analog Devices AD6620AS Datasheet HTML 3Page - Analog Devices AD6620AS Datasheet HTML 4Page - Analog Devices AD6620AS Datasheet HTML 5Page - Analog Devices AD6620AS Datasheet HTML 6Page - Analog Devices AD6620AS Datasheet HTML 7Page - Analog Devices AD6620AS Datasheet HTML 8Page - Analog Devices AD6620AS Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 43 page
background image
AD6620
–3–
REV. 0
Following CIC2 is the second fixed-coefficient decimating filter.
This filter, CIC5, further reduces the sample rate by a program-
mable ratio from 1 to 32. The data rate out of CIC5, fSAMP5, is
determined by the decimation factors of MCIC5 and MCIC2.
Each CIC stage is a FIR filter whose response is defined by the
decimation rate. The purpose of these filters is to reduce the
data rate of the incoming signal so that the final filter stage, a
FIR RAM coefficient sum-of-products filter (RCF), can calcu-
late more taps per output. As shown in Figure 1, on-chip multi-
plexers allow both CIC filters to be bypassed if a multirate clock
is used.
The fourth stage is a sum-of-products FIR filter with program-
mable 20-bit coefficients, and decimation rates programmable
from 1 to 32. The RAM Coefficient FIR Filter (RCF in Figure
1) can handle a maximum of 256 taps.
The overall filter response for the AD6620 is the composite of
all three cascaded decimating filters: CIC2, CIC5, and RCF.
Each successive filter stage is capable of narrower transition
bandwidths but requires a greater number of CLK cycles to
calculate the output. More decimation in the first filter stage will
minimize overall power consumption. Data comes out via a
parallel port or a serial interface.
Figure 2 illustrates the basic function of the AD6620: to select
and filter a single channel from a wide input spectrum. The
frequency translator “tunes” the desired carrier to baseband.
CIC2 and CIC5 have fixed order responses; the RCF filter
provides the sharp transitions. More detail is provided in later
sections of the data sheet.
–fS/2
–3fS/8
–5fS/16
–fS/4
–3fS/16
–fS/8
–fS/16
DC
fS/16
fS/8
3fS/16
fS/4
5fS/16
fS/2
3fS/8
SIGNAL OF
INTEREST
SIGNAL OF INTEREST "IMAGE"
WIDEBAND INPUT SPECTRUM
(–fsamp/2 TO fsamp/2)
D'
C'
B'
A'
A
C
B
D
Figure 2a. Wideband Input Spectrum (e.g., 30 MHz from High Speed ADC)
–fS/2
–3fS/8
–5fS/16
–fS/4
–3fS/16
–fS/8
–fS /16
DC
fS/16
fS/8
3fS/16
fS/4
5fS/16
fS/2
3fS/8
AFTER FREQUENCY TRANSLATION
NCO "TUNES" SIGNAL TO BASEBAND
A
B
C
D
D'
C'
B'
A'
Figure 2b. Frequency Translation (e.g. Single 1 MHz Channel Tuned to Baseband)
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
–110
–120
–130
CIC2, CIC5, AND RCF
FREQUENCY
Figure 2c. Baseband Signal is Decimated and Filtered by CIC2, CIC5, RCF


Codice articolo simile - AD6620AS

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD6620AS AD-AD6620AS Datasheet
399Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6620AS AD-AD6620AS Datasheet
374Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6620ASZ AD-AD6620ASZ Datasheet
374Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
More results

Descrizione simile - AD6620AS

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD6620ASZ AD-AD6620ASZ Datasheet
374Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6620 AD-AD6620_15 Datasheet
399Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6620AS AD-AD6620AS Datasheet
399Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6624 AD-AD6624_15 Datasheet
566Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor
REV. B
AD6624A AD-AD6624A_15 Datasheet
642Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor
REV. 0
AD6624 AD-AD6624 Datasheet
509Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
REV. B
AD6624A AD-AD6624A Datasheet
636Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
REV. 0
AD6634 AD-AD6634_15 Datasheet
931Kb / 52P
   80 MSPS, Dual-Channel WCDMA Receive Signal Processor
REV. 0
AD6635 AD-AD6635_15 Datasheet
805Kb / 60P
   4-Channel, 80 MSPS WCDMA Receive Signal Processor
REV. 0
AD6634 AD-AD6634 Datasheet
925Kb / 52P
   80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP)
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com