Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD2S90 Scheda tecnica(PDF) 8 Page - Analog Devices

Il numero della parte AD2S90
Spiegazioni elettronici  Low Cost, Complete 12-Bit Resolver-to-Digital Converter
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD2S90 Scheda tecnica(HTML) 8 Page - Analog Devices

Back Button AD2S90 Datasheet HTML 4Page - Analog Devices AD2S90 Datasheet HTML 5Page - Analog Devices AD2S90 Datasheet HTML 6Page - Analog Devices AD2S90 Datasheet HTML 7Page - Analog Devices AD2S90 Datasheet HTML 8Page - Analog Devices AD2S90 Datasheet HTML 9Page - Analog Devices AD2S90 Datasheet HTML 10Page - Analog Devices AD2S90 Datasheet HTML 11Page - Analog Devices AD2S90 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
AD2S90
REV. D
–8–
Select the AD2S90 and frame the data. The S1 register is fixed
at 16 bits, therefore, to obtain the 12-significant bits the proces-
sor needs to execute four right shifts. Once the NEC7720 has
read 16 bits, an internal interrupt is generated to read the inter-
nal contents of the S1 register.
SCLK
SIEN
S1
SCLK
CS
DATA
PD7720
AD2S90
NOTE:
ADDITIONAL PINS OMITTED FOR CLARITY
Figure 13.
µPD7720/AD2S90 Serial Interface
EDGE TRIGGERED 4
DECODING LOGIC
In most data acquisition or control systems the A, B incremental
outputs must be decoded into absolute information, normally a
parallel word, before they can be utilized effectively.
To decode the A, B outputs on the AD2S90 the user must
implement a 4
× decoding architecture. The principle states that
one A, B cycle represents 4 LSB weighted increments of the
converter (see Equation 4).
Up = (
↑A) • B + (↓B) • A + (↓A) • B + (↑
Β) • A
Down = (
↑A) • B + (↑B) • A + (↓A) • B + (↓B) • A
(4)
CLOCKWISE ROTATION
COUNTER CLOCKWISE ROTATION
UP
DOWN
CH A
CH B
Figure 14. Principles of 4
× Decoding
The algorithms in Equation 4 can be implemented using the
architecture shown in Figure 15. Traditionally the direction of
the shaft is decoded by determining whether A leads B. The
AD2S90 removes the need to derive direction by supplying a
direction output state which can be fed straight into the up-
down counter.
For further information on this topic please refer to the applica-
tion note “Circuit Applications of the AD2S90 Resolver-to-
Digital Converters.”
TMS32020 Interfacing
Figure 11 shows the serial interface between the AD2S90 and
the TMS32020. The interface is configured in alternate internal
framing, external clock (externally inverted) mode. Sixteen bits
of data are clocked from the AD2S90 into the data receive regis-
ter (DRR) of the TMS32020. The DRR is fixed at 16 bits. To
obtain the 12-significant bits, the processor needs to execute
three right shifts. (First bit read is void, the last three will be
zeros). When 16 bits have been received by the TMS32020, it
generates an internal interrupt to read the data from the DRR.
SCLK
FSR
DRR
SCLK
CS
DATA
TMS32020
AD2S90
NOTE:
ADDITIONAL PINS OMITTED FOR CLARITY
Figure 11. TMS32020/AD2S90 Serial Interface
DSP56000 Interface
Figure 12 shows a serial interface between the AD2S90 and the
DSP56000. The DSP in configured for normal mode synchro-
nous operation with gated clock with SCLK and SC1 as out-
puts. SC1 is applied to
CS.
SCLK
SC1
SRD
SCLK
CS
DATA
DSP56000
AD2S90
NOTE:
ADDITIONAL PINS OMITTED FOR CLARITY
Figure 12. DSP56000/AD2S90 Serial Interface
The DSP56000 assumes valid data on the first falling edge of
SCLK. SCLK is inverted to ensure that the valid data is clocked
in after one leading bit. The receive data shift register (SRD) is
set for a 13-bit word.
When this register has received 13 bits of data, it generates an
internal interrupt on the DSP56000 to read the 12 bits of sig-
nificant data from the register.
NEC7720 Interface
Figure 13 shows the serial interface between the NEC7720 and
the AD2S90. The NEC7720 expects data on the rising edge of
its SCLK output, and therefore unlike the previous interfaces no
inverter is required to clock data into the S1 register. There is
no need to ignore the first data bit read.
SIEN is used to Chip
EDGE GENERATOR
A
A
B
B
CHA
CHB
DIRECTION
CLOCK
U/D
RESET
UP/DOWN
COUNTER
PARALLEL
DIGITAL
OUTPUT
Figure 15. 4
× Decoding Incremental to Parallel Conversion


Codice articolo simile - AD2S90

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD2S90APZ AD-AD2S90APZ Datasheet
170Kb / 12P
   Low Cost, Complete 12-Bit Resolver-to-Digital Converter
REV. D
AD2S90 AD-AD2S90_15 Datasheet
170Kb / 12P
   Low Cost, Complete 12-Bit Resolver-to-Digital Converter
REV. D
More results

Descrizione simile - AD2S90

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD2S90 AD-AD2S90_15 Datasheet
170Kb / 12P
   Low Cost, Complete 12-Bit Resolver-to-Digital Converter
REV. D
AD2S90APZ AD-AD2S90APZ Datasheet
170Kb / 12P
   Low Cost, Complete 12-Bit Resolver-to-Digital Converter
REV. D
logo
List of Unclassifed Man...
AU6802 ETC1-AU6802 Datasheet
416Kb / 2P
   High-speed, Digital-Tracking, Complete 10/12-Bit Resolver-to-Digital Converter
logo
Analog Devices
AD2S46 AD-AD2S46_15 Datasheet
2Mb / 8P
   LOW COST 16 BIT SYNCHRO RESOLVER TO DIGITAL CONVERTER
REV. 0
AD2S44 AD-AD2S44 Datasheet
389Kb / 8P
   Low Cost, 14-Bit, Dual Channel Synchro/Resolver-to-Digital Converter
AD2S44 AD-AD2S44_15 Datasheet
310Kb / 12P
   Low Cost, 14-Bit, Dual Channel Synchro/Resolver-to-Digital Converter
REV. B
AD2S44-TM18B AD-AD2S44-TM18B Datasheet
310Kb / 12P
   Low Cost, 14-Bit, Dual Channel Synchro/Resolver-to-Digital Converter
REV. B
SDC-RDC1700 AD-SDC-RDC1700_15 Datasheet
2Mb / 6P
   LOW PROFILE SYNCHRO RESOLVER TO DIGITAL CONVERTER
AD574AJNZ AD-AD574AJNZ Datasheet
781Kb / 12P
   Complete 12-Bit Converter
REV. B
ADDAC80 AD-ADDAC80 Datasheet
774Kb / 12P
   COMPLETE LOW COST 12-BIT D/A CONVERTERS
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com