Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD2S83 Scheda tecnica(PDF) 9 Page - Analog Devices

Il numero della parte AD2S83
Spiegazioni elettronici  Variable Resolution, Resolver-to-Digital Converter
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD2S83 Scheda tecnica(HTML) 9 Page - Analog Devices

Back Button AD2S83 Datasheet HTML 5Page - Analog Devices AD2S83 Datasheet HTML 6Page - Analog Devices AD2S83 Datasheet HTML 7Page - Analog Devices AD2S83 Datasheet HTML 8Page - Analog Devices AD2S83 Datasheet HTML 9Page - Analog Devices AD2S83 Datasheet HTML 10Page - Analog Devices AD2S83 Datasheet HTML 11Page - Analog Devices AD2S83 Datasheet HTML 12Page - Analog Devices AD2S83 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 19 page
background image
AD2S83
–9–
REV. D
8. Offset Adjust
Offsets and bias currents at the integrator input can cause an
additional positional offset at the output of the converter of
1 arc minute typical, 5.3 arc minutes maximum. If this can be
tolerated, then R8 and R9 can be omitted from the circuit.
If fitted, the following values of R8 and R9 should be used:
R8
= 4.7 MΩ, R9 = 1 MΩ potentiometer
To adjust the zero offset, ensure the resolver is disconnected
and all the external components are fitted. Connect the COS
pin to the REFERENCE INPUT and the SIN pin to the
SIGNAL GROUND and with the power and reference ap-
plied, adjust the potentiometer to give all “0s” on the digital
output bits.
The potentiometer may be replaced with select on test resistors
if preferred.
DATA TRANSFER
To transfer data the
INHIBIT input should be used. The data
will be valid 490 ns after the application of a logic “LO” to the
INHIBIT. This is regardless of the time when the INHIBIT is
applied and allows time for an active BUSY to clear. By using
the
ENABLE input the two bytes of data can be transferred
after which the
INHIBIT should be returned to a logic “HI”
state to enable the output latches to be updated.
BUSY Output
The validity of the output data is indicated by the state of the
BUSY output. When the input to the converter is changing, the
signal appearing on the BUSY output is a series of pulses at
TTL level. A BUSY pulse is initiated each time the input moves
by the analog equivalent of one LSB and the internal counter is
incremented or decremented.
INHIBIT Input
The
INHIBIT logic input only inhibits the data transfer from
the up-down counter to the output latches and, therefore, does
not interrupt the operation of the tracking loop. Releasing the
INHIBIT automatically generates a BUSY pulse to refresh the
output data.
ENABLE Input
The
ENABLE input determines the state of the output data. A
logic “HI” maintains the output data pins in the high imped-
ance condition, and the application of a logic “LO” presents the
data in the latches to the output pins. The operation of the
ENABLE has no effect on the conversion process.
BYTE SELECT Input
The BYTE SELECT input selects the byte of the position data
to be presented at the data output DB1 to DB8. The least sig-
nificant byte will be presented on data output DB9 to DB16
(with the
ENABLE input taken to a logic “LO”) regardless of
the state of the BYTE SELECT pin. Note that when the
AD2S83 is used with a resolution less than 16 bits the unused
data lines are pulled to a logic “LO.” A logic “HI” on the BYTE
SELECT input will present the eight most significant data bits
on data output DB1 and DB8. A logic “LO” will present the
least significant byte on data outputs 1 to 8, i.e., data outputs
1 to 8 will duplicate data outputs 9 to 16.
The operation of the BYTE SELECT has no effect on the con-
version process of the converter.
RIPPLE CLOCK
As the output of the converter passes through the major carry,
i.e., all “1s” to all “0s” or the converse, a positive going edge on
the RIPPLE CLOCK (RC) output is initiated indicating that a
revolution, or a pitch, of the input has been completed.
The minimum pulsewidth of the ripple clock is 300 ns. RIPPLE
CLOCK is normally set high before a BUSY pulse and resets
before the next positive going edge of the next BUSY pulse.
The only exception to this is when DIR changes while the
RIPPLE CLOCK is high. Resetting of the RIPPLE clock will
only occur if the DIR remains stable for two consecutive posi-
tive BUSY pulse edges.
If the AD2S83 is being used in a pitch and revolution counting
application, the ripple and busy will need to be gated to prevent
false decrement or increment (see Figure 2).
RIPPLE CLOCK is unaffected by
INHIBIT.
+5V
5K1
IN4148
BUSY
IN4148
RIPPLE
CLOCK
2N3904
0V
10k
1k
+5V
TO COUNTER
(CLOCK)
NOTE: DO NOT USE ABOVE CCT WHEN
INHIBIT IS LOW.
Figure 2. Diode Transistor Logic Nand Gate


Codice articolo simile - AD2S83

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD2S83 AD-AD2S83 Datasheet
172Kb / 19P
   Variable Resolution, Resolver-to-Digital Converter
REV. E
AD2S83 AD-AD2S83 Datasheet
220Kb / 20P
   Variable Resolution, Resolver-to-Digital Converter
AD2S83AP AD-AD2S83AP Datasheet
172Kb / 19P
   Variable Resolution, Resolver-to-Digital Converter
REV. E
AD2S83AP AD-AD2S83AP Datasheet
220Kb / 20P
   Variable Resolution, Resolver-to-Digital Converter
AD2S83APZ AD-AD2S83APZ Datasheet
188Kb / 19P
   Variable Resolution, Resolver-to-Digital Converter
REV. E
More results

Descrizione simile - AD2S83

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD2S83 AD-AD2S83_17 Datasheet
220Kb / 20P
   Variable Resolution, Resolver-to-Digital Converter
AD2S83IPZ AD-AD2S83IPZ Datasheet
172Kb / 19P
   Variable Resolution, Resolver-to-Digital Converter
REV. E
AD2S83APZ AD-AD2S83APZ Datasheet
188Kb / 19P
   Variable Resolution, Resolver-to-Digital Converter
REV. E
AD2S83 AD-AD2S83_15 Datasheet
188Kb / 19P
   Variable Resolution, Resolver-to-Digital Converter
REV. E
AD2S80ATDB AD-AD2S80ATDB Datasheet
188Kb / 16P
   Variable Resolution, Monolithic Resolver-to-Digital Converter
REV. B
AD2S80A AD-AD2S80A_00 Datasheet
188Kb / 16P
   Variable Resolution, Monolithic Resolver-to-Digital Converter
REV. B
AD2S80A AD-AD2S80A Datasheet
268Kb / 16P
   Variable Resolution, Monolithic Resolver-to-Digital Converter
REV. A
AD2S80A AD-AD2S80A_17 Datasheet
447Kb / 19P
   Variable Resolution, Monolithic Resolver-to-Digital Converter
AD2S82AHPZ AD-AD2S82AHPZ Datasheet
188Kb / 16P
   Variable Resolution, Monolithic Resolver-to-Digital Converter
REV. B
AD2S80A AD-AD2S80A_15 Datasheet
356Kb / 20P
   Variable Resolution, Monolithic Resolver-to-Digital Converter
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com