Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD1852 Scheda tecnica(PDF) 7 Page - Analog Devices

Il numero della parte AD1852
Spiegazioni elettronici  Stereo, 24-Bit, 192 kHz Multibit DAC
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD1852 Scheda tecnica(HTML) 7 Page - Analog Devices

Back Button AD1852 Datasheet HTML 3Page - Analog Devices AD1852 Datasheet HTML 4Page - Analog Devices AD1852 Datasheet HTML 5Page - Analog Devices AD1852 Datasheet HTML 6Page - Analog Devices AD1852 Datasheet HTML 7Page - Analog Devices AD1852 Datasheet HTML 8Page - Analog Devices AD1852 Datasheet HTML 9Page - Analog Devices AD1852 Datasheet HTML 10Page - Analog Devices AD1852 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
AD1852
–7–
REV. 0
OPERATING FEATURES
Serial Data Input Port
The AD1852’s flexible serial data input port accepts data in
twos-complement, MSB-first format. The left channel data field
always precedes the right channel data field. The serial mode is
set by using either the external mode pins (IDPM0 Pin 21 and
IDPM1 Pin 20) or the mode select bits (Bits 4 and 5) in the SPI
control register. To control the serial mode using the external
mode pins, the SPI mode select bits should be set to zero (default
at power-up). To control the serial mode using the SPI mode
select bits, the external mode control pins should be grounded.
In all modes except for the right-justified mode, the serial port
will accept an arbitrary number of bits up to a limit of 24. Extra
bits will not cause an error, but they will be truncated internally.
In the right-justified mode, control register Bits 8 and 9 are used
to set the wordlength to 16 bits, 20 bits, or 24 bits. The default
on power- up is 24-bit mode. When the SPI Control Port is not
being used, the SPI pins (3, 4, and 5) should be tied LO.
Serial Data Input Mode
The AD1852 uses two multiplexed input pins to control the mode
configuration of the input data port mode. See Table I.
Figure 1 shows the right-justified mode (16 bits shown). L/
RCLK
is HI for the left channel, LO for the right channel. Data is valid
on the rising edge of BCLK.
In normal operation, there are 64-bit clocks per frame (or 32
per half-frame). When the SPI wordlength control bits (Bits 8
and 9 in the control register) are set to 24 bits (0:0), the serial
port will begin to accept data starting at the eighth bit clock
pulse after the L/
RCLK transition. When the wordlength con-
trol bits are set to 20-bit mode, data is accepted starting at
the twelfth-bit clock position. In 16-bit mode, data is accepted
starting at the sixteenth-bit clock position. These delays are
independent of the number of bit clocks per frame, and therefore
other data formats are possible using the delay values described
above. For detailed timing, see Figure 6.
Figure 2 shows the I
2S mode. L/
RCLK is LO for the left chan-
nel and HI for the right channel. Data is valid on the rising edge
of BCLK. The MSB is left-justified to an L/
RCLK transition
but with a single BCLK period delay. The I
2S mode can be used
to accept any number of bits up to 24.
Figure 3 shows the left-justified mode. L/
RCLK is HI for the
left channel, and LO for the right channel. Data is valid on the
rising edge of BCLK. The MSB is left-justified to an L/
RCLK
transition, with no MSB delay. The left-justified mode can
accept any wordlength up to 24 bits, and any number of bit clocks
from two times the word length to 64 bit clocks per frame.
Figure 4 shows the DSP serial port mode. L/
RCLK must pulse
HI for at least one bit clock period before the MSB of the left
channel is valid, and L/
RCLK must pulse HI again for at least
one bit clock period before the MSB of the right channel is valid.
Data is valid on the falling edge of BCLK. The DSP serial port
mode can be used with any wordlength up to 24 bits.
In this mode, it is the responsibility of the DSP to ensure that
the left data is transmitted with the first L/
RCLK pulse, and
that synchronism is maintained from that point forward.
tDLS
BCLK
L/
RCLK
SDATA
LEFT-JUSTIFIED
MODE
SDATA
RIGHT-JUSTIFIED
MODE
LSB
SDATA
I2S-JUSTIFIED
MODE
tDBH
tDBP
tDBL
tDDS
MSB
MSB-1
tDDH
tDDS
MSB
tDDH
tDDS
tDDS
tDDH
tDDH
MSB
8-BIT CLOCKS
(24-BIT DATA)
12-BIT CLOCKS
(20-BIT DATA)
16-BIT CLOCKS
(16-BIT DATA)
Figure 6. Serial Data Port Timing


Codice articolo simile - AD1852

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD1852JRSZ AD-AD1852JRSZ Datasheet
515Kb / 20P
   Stereo, 24-Bit, 192 kHz, Multibit, Sigma-Delta DAC
REV. A
AD1852JRSZRL AD-AD1852JRSZRL Datasheet
515Kb / 20P
   Stereo, 24-Bit, 192 kHz, Multibit, Sigma-Delta DAC
REV. A
AD1852 AD-AD1852_15 Datasheet
501Kb / 20P
   Stereo, 24-Bit, 192 kHz, Multibit, Sigma-Delta DAC
REV. A
More results

Descrizione simile - AD1852

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD1853JRSZ AD-AD1853JRSZ Datasheet
358Kb / 16P
   Stereo, 24-Bit, 192 kHz, Multibit  DAC
REV. A
AD1853 AD-AD1853 Datasheet
416Kb / 16P
   Stereo, 24-Bit, 192 kHz, Multibit DAC
REV. A
AD1853 AD-AD1853_15 Datasheet
358Kb / 16P
   Stereo, 24-Bit, 192 kHz, Multibit DAC
REV. A
AD1852 AD-AD1852_15 Datasheet
501Kb / 20P
   Stereo, 24-Bit, 192 kHz, Multibit, Sigma-Delta DAC
REV. A
AD1852JRSZRL AD-AD1852JRSZRL Datasheet
515Kb / 20P
   Stereo, 24-Bit, 192 kHz, Multibit, Sigma-Delta DAC
REV. A
logo
Wolfson Microelectronic...
WM8727 WOLFSON-WM8727 Datasheet
180Kb / 16P
   24 BIT 192 KHZ STEREO DAC
logo
Cirrus Logic
CS4340A CIRRUS-CS4340A_05 Datasheet
695Kb / 21P
   24-Bit, 192 kHz Stereo DAC for Audio
CS4340A CIRRUS-CS4340A Datasheet
628Kb / 20P
   24-Bit, 192 kHz Stereo DAC for Audio?
logo
Analog Devices
AD1855 AD-AD1855 Datasheet
233Kb / 15P
   Stereo, 96 kHz, Multibit DAC
REV. B
AD1833A AD-AD1833A Datasheet
687Kb / 20P
   24-Bit, 192 kHz, DAC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com