Motore di ricerca datesheet componenti elettronici |
|
AD1843JST Scheda tecnica(PDF) 8 Page - Analog Devices |
|
AD1843JST Scheda tecnica(HTML) 8 Page - Analog Devices |
8 / 64 page REV. 0 –8– AD1843 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 100 76 AD1843 TOP VIEW (Not to Scale) GNDD XCTL1 NC XCTL0 SYNC3 SYNC2 SYNC1 NC GNDD VDD RESET PWRDWN NC VDD PDMNFT NC GNDA HPOUTL HPOUTC HPOUTR VCC SUML SUMR NC VCC NC VDD VCC NC NC NC NC SDO SDFS GNDD TSI TSO GNDD VDD CS BM AUX3R AUX3L AUX2R AUX2L AUX1R AUX1L MICL MICR MIN NC = NO CONNECT Serial Interface (Continued) Pin Name PQFP TQFP I/O Description CS 9 11 I Chip Select. When CS is set HI, the serial interface I/O pins will be in their normal active states. When CS is reset LO, SCLK, SDFS, and SDO are three- stated; SCLK, SDFS and SDI inputs are ignored; and TSO drives out the logic level received on TSI. TSO 6 7 O Time Slot Output. TSO is asserted HI by the AD1843 simultaneously with the LSB of the last time slot used by the AD1843. It is used to daisy-chain multiple AD1843s on a common TDM serial bus. If the power-down (PWRDWN) pin is asserted or if the chip select pin (CS) is deasserted, TSO is set to the logic level on the TSI pin, allowing powered-down or unselected AD1843s on a daisy-chain to be skipped. TSI 5 6 I Time Slot Input. Asserting TSI HI indicates to the AD1843 that it should use the next six time slots beginning on the next SCLK period. It also enables TSO to be asserted at the end of these six time slots. TSI is ignored (but should be tied LO) when the AD1843 is the bus master since the bus master uses the first time slots in a TDM frame. XCTL[1:0] 59, 58 72, 74 I/O External Control. These signals reflect the status of bits (Data 8 and 9) in Control Register Address 28 of the AD1843. They may be used for signaling or controlling external logic. PIN CONFIGURATIONS 100-Lead TQFP |
Codice articolo simile - AD1843JST |
|
Descrizione simile - AD1843JST |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |