Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

CDCEL913PWG4 Scheda tecnica(PDF) 10 Page - Texas Instruments

Il numero della parte CDCEL913PWG4
Spiegazioni elettronici  Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo TI1 - Texas Instruments

CDCEL913PWG4 Scheda tecnica(HTML) 10 Page - Texas Instruments

Back Button CDCEL913PWG4 Datasheet HTML 6Page - Texas Instruments CDCEL913PWG4 Datasheet HTML 7Page - Texas Instruments CDCEL913PWG4 Datasheet HTML 8Page - Texas Instruments CDCEL913PWG4 Datasheet HTML 9Page - Texas Instruments CDCEL913PWG4 Datasheet HTML 10Page - Texas Instruments CDCEL913PWG4 Datasheet HTML 11Page - Texas Instruments CDCEL913PWG4 Datasheet HTML 12Page - Texas Instruments CDCEL913PWG4 Datasheet HTML 13Page - Texas Instruments CDCEL913PWG4 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 26 page
background image
EEPROM
Xin
Xout
GND
LV
CMOS
Pdiv1 =1
LV
CMOS
Pdiv3 = 1
Pdiv2 = 1
LV
CMOS
InputClock
PLL Bypass
PLL 1
powerdown
S0
SDA
SCL
ProgrammingBus
27MHz
Crystal
1=OutputEnabled
0=Output3-State
X-tal
Programming
and
SDA/SCL
Register
VDD
VDDOUT
Y1=27MHz
Y2=27MHz
Y3=27MHz
CDCE913
CDCEL913
SCAS849E – JUNE 2007 – REVISED MARCH 2010
www.ti.com
S1/SDA and S2/SCL pins of the CDCE913/CDCEL913 are dual function pins. In default configuration they are
defined as SDA/SCL for the serial programming interface. They can be programmed as control-pins (S1/S2) by
setting the appropriate bits in the EEPROM. Note that the changes to the Control Register (Bit [6] of Byte 02h)
have no effect until they are written into the EEPROM.
Once they are set as control pins, the serial programming interface is no longer available. However, if VDDOUT is
forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL).
S0 is not a multi use pin; it is a control pin only.
DEFAULT DEVICE CONFIGURATION
The internal EEPROM of CDCE913/CDCEL913 is pre-configured with a factory default configuration as shown in
Figure 6 (The input frequency is passed through the output as a default).This allows the device to operate in
default mode without the extra production step of programming it. The default setting appears after power is
supplied or after power-down/up sequence until it is reprogrammed by the user to a different application
configuration. A new register setting is programmed via the serial SDA/SCL Interface.
Figure 6. Default Configuration
Table 4 shows the factory default setting for the Control Terminal Register. Note that even though 8 different
register settings are possible, in default configuration, only the first two settings (0 and 1) can be selected with
S0, as S1 and S2 are configured as programming pins in default mode.
Table 4. Factory Default Setting for Control Terminal Register(1)
Y1
PLL1 Settings
External Control Pins
Output Selection
Frequency Selection
SSC Selection
Output Selection
S2
S1
S0
Y1
FS1
SSC1
Y2Y3
SCL (I2C)
SDA (I2C)
0
3-state
fVCO1_0
off
3-state
SCL (I2C)
SDA (I2C)
1
enabled
fVCO1_0
off
enabled
(1)
In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. They do not have any
control-pin function but they are internally interpreted as if S1=0 and S2=0. S0, however, is a control-pin which in the default mode
switches all outputs ON or OFF (as previously predefined).
SDA/SCL SERIAL INTERFACE
The CDCE913/CDCEL913 operates as a slave device of the 2-wire serial SDA/SCL bus, compatible with the
popular SMBus or I2C specification. It operates in the standard-mode transfer (up to 100kbit/s) and fast-mode
transfer (up to 400kbit/s) and supports 7-bit addressing.
The S1/SDA and S2/SCL pins of the CDCE913/CDCEL913 are dual function pins. In the default configuration
they are used as SDA/SCL serial programming interface. They can be re-programmed as general purpose
control pins, S1 and S2, by changing the corresponding EEPROM setting, Byte 02h, Bit [6].
10
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE913 CDCEL913


Codice articolo simile - CDCEL913PWG4

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
CDCEL913PWG4 TI-CDCEL913PWG4 Datasheet
460Kb / 25P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCEL913PWG4 TI1-CDCEL913PWG4 Datasheet
1Mb / 35P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer
More results

Descrizione simile - CDCEL913PWG4

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
CDCE913 TI-CDCE913_1 Datasheet
515Kb / 23P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCE913 TI-CDCE913 Datasheet
376Kb / 21P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCEL913-Q1 TI1-CDCEL913-Q1 Datasheet
662Kb / 26P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCE913 TI-CDCE913_10 Datasheet
460Kb / 25P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCE937 TI-CDCE937_10 Datasheet
481Kb / 30P
[Old version datasheet]   Programmable 3-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V and 3.3-V LVCMOS Outputs
CDCE937-Q1 TI1-CDCE937-Q1 Datasheet
688Kb / 30P
[Old version datasheet]   PROGRAMMABLE 3-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V, AND 3.3-V LVCMOS OUTPUTS
CDCE925 TI-CDCE925 Datasheet
485Kb / 27P
[Old version datasheet]   PROGRAMMABLE 2-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V and 3.3-V LVCMOS OUTPUTS
CDCE949-Q1 TI1-CDCE949-Q1 Datasheet
717Kb / 32P
[Old version datasheet]   PROGRAMMABLE 4-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-,V and 3.3-V LVCMOS OUTPUTS
CDCE813-Q1 TI1-CDCE813-Q1 Datasheet
1Mb / 29P
[Old version datasheet]   Programmable 1-PLL Clock Synthesizer and Jitter Cleaner With 2.5-V and 3.3-V Outputs
CDCE813-Q1_1904 TI1-CDCE813-Q1_1904 Datasheet
1Mb / 34P
[Old version datasheet]   Programmable 1-PLL Clock Synthesizer and Jitter Cle With 2.5-V and 3.3-V Outputs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com