Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD5780 Scheda tecnica(PDF) 5 Page - Analog Devices

Il numero della parte AD5780
Spiegazioni elettronici  System Ready, 20-Bit, 짹2LSB INL
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD5780 Scheda tecnica(HTML) 5 Page - Analog Devices

  AD5780 Datasheet HTML 1Page - Analog Devices AD5780 Datasheet HTML 2Page - Analog Devices AD5780 Datasheet HTML 3Page - Analog Devices AD5780 Datasheet HTML 4Page - Analog Devices AD5780 Datasheet HTML 5Page - Analog Devices AD5780 Datasheet HTML 6Page - Analog Devices AD5780 Datasheet HTML 7Page - Analog Devices AD5780 Datasheet HTML 8Page - Analog Devices AD5780 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 28 page
background image
Data Sheet
AD5790
Rev. B | Page 5 of 28
TIMING CHARACTERISTICS
VCC = 2.7 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Limit1
Parameter
IOVCC = 1.71 V to 3.3 V
IOVCC = 3.3 V to 5.5 V
Unit
Test Conditions/Comments
t12
40
28
ns min
SCLK cycle time
92
60
ns min
SCLK cycle time (readback and daisy-chain modes)
t2
15
10
ns min
SCLK high time
t3
9
5
ns min
SCLK low time
t4
5
5
ns min
SYNC to SCLK falling edge setup time
t5
2
2
ns min
SCLK falling edge to SYNC rising edge hold time
t6
48
40
ns min
Minimum SYNC high time
t7
8
6
ns min
SYNC rising edge to next SCLK falling edge ignore
t8
9
7
ns min
Data setup time
t9
12
7
ns min
Data hold time
t10
13
10
ns min
LDAC falling edge to SYNC falling edge
t11
20
16
ns min
SYNC rising edge to LDAC falling edge
t12
14
11
ns min
LDAC pulse width low
t13
130
130
ns typ
LDAC falling edge to output response time
t14
130
130
ns typ
SYNC rising edge to output response time (LDAC tied low)
t15
50
50
ns min
CLR pulse width low
t16
140
140
ns typ
CLR pulse activation time
t17
0
0
ns min
SYNC falling edge to first SCLK rising edge
t18
65
60
ns max
SYNC rising edge to SDO tristate (CL = 50 pF)
t19
62
45
ns max
SCLK rising edge to SDO valid (CL = 50 pF)
t20
0
0
ns min
SYNC rising edge to SCLK rising edge ignore
t21
35
35
ns typ
RESET pulse width low
t22
150
150
ns typ
RESET pulse activation time
1 All input signals are specified with tR = tF = 1 ns/V (10% to 90% of IOVCC) and timed from a voltage level of (VIL + VIH)/2.
2 Maximum SCLK frequency is 35 MHz for write mode and 16 MHz for readback and daisy-chain modes.


Codice articolo simile - AD5780

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD5780 AD-AD5780 Datasheet
554Kb / 32P
   Ultra Stable, 16-Bit 짹0.5 LSB INL
REV. B
AD5780 AD-AD5780 Datasheet
599Kb / 28P
   System Ready, 18-Bit 짹1 LSB INL
REV. C
AD5780 AD-AD5780 Datasheet
668Kb / 27P
   Voltage Output DAC
AD5780ACPZ AD-AD5780ACPZ Datasheet
599Kb / 28P
   System Ready, 18-Bit 짹1 LSB INL
REV. C
AD5780ACPZ AD-AD5780ACPZ Datasheet
668Kb / 27P
   Voltage Output DAC
More results

Descrizione simile - AD5780

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Analog Devices
AD5780 AD-AD5780 Datasheet
599Kb / 28P
   System Ready, 18-Bit 짹1 LSB INL
REV. C
logo
Linear Technology
LTC2378-20 LINER-LTC2378-20_15 Datasheet
975Kb / 28P
   20-Bit, 1Msps, Low Power SAR ADC with 0.5ppm INL
logo
Analog Devices
AD5791ARUZ AD-AD5791ARUZ Datasheet
831Kb / 28P
   1 ppm 20-Bit, 짹1 LSB INL, Voltage Output DAC
REV. C
AD5791 AD-AD5791_13 Datasheet
900Kb / 28P
   1 ppm 20-Bit, 1 LSB INL, Voltage Output DAC
REV. D
logo
Linear Technology
LTC2376-20 LINER-LTC2376-20_15 Datasheet
980Kb / 30P
   20-Bit, 250ksps, Low Power SAR ADC with 0.5ppm INL
LTC2377-20 LINER-LTC2377-20_15 Datasheet
994Kb / 30P
   20-Bit, 500ksps, Low Power SAR ADC with 0.5ppm INL
LTC2378-20 LINER-LTC2378-20 Datasheet
1Mb / 28P
   20-Bit, 1Msps, Low Power SAR ADC with 0.5ppm INL
logo
Analog Devices
AD7676 AD-AD7676_17 Datasheet
389Kb / 21P
   16-Bit, 1 LSB INL
AD79024 AD-AD79024 Datasheet
294Kb / 7P
   LC2MOS 20-Bit Data Acquisition System
REV. 0
AD7677 AD-AD7677_15 Datasheet
338Kb / 20P
   16-Bit, 1 LSB INL, 1 MSPS
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com