Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

FAN3223T Scheda tecnica(PDF) 10 Page - Fairchild Semiconductor

Il numero della parte FAN3223T
Spiegazioni elettronici  30V PMOS-NMOS Bridge Driver
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  FAIRCHILD [Fairchild Semiconductor]
Homepage  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FAN3223T Scheda tecnica(HTML) 10 Page - Fairchild Semiconductor

Back Button FAN3223T Datasheet HTML 6Page - Fairchild Semiconductor FAN3223T Datasheet HTML 7Page - Fairchild Semiconductor FAN3223T Datasheet HTML 8Page - Fairchild Semiconductor FAN3223T Datasheet HTML 9Page - Fairchild Semiconductor FAN3223T Datasheet HTML 10Page - Fairchild Semiconductor FAN3223T Datasheet HTML 11Page - Fairchild Semiconductor FAN3223T Datasheet HTML 12Page - Fairchild Semiconductor FAN3223T Datasheet HTML 13Page - Fairchild Semiconductor FAN3223T Datasheet HTML 14Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 15 page
background image
© 2010 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FAN3278 • Rev. 1.0.0
10
Applications Information
Input Thresholds
The FAN3278 driver has TTL input thresholds and
provides buffer and level translation functions from
logic inputs. The input thresholds meet industry-
standard TTL-logic thresholds, independent of the VDD
voltage, and there is a hysteresis voltage of
approximately 0.4V. These levels permit the inputs to
be driven from a range of input logic signal levels for
which a voltage over 2V is considered logic HIGH. The
driving signal for the TTL inputs should have fast rising
and falling edges with a slew rate of 6V/µs or faster, so
a rise time from 0 to 3.3V should be 550ns or less.
With reduced slew rate, circuit noise could cause the
driver input voltage to exceed the hysteresis voltage
and retrigger the driver input inadvertently.
Static Supply Current
In the IDD (static) typical performance characteristics
(see Figure 7 and Figure 8)
, the curve is produced with
all inputs / enables floating (OUTA is LOW, OUTB is
HIGH) and indicates the lowest static IDD current for the
tested configuration. For other states, additional current
flows through the 100k
 resistors on the inputs and
outputs, shown in the block diagram (see Figure 4). In
these cases, the static IDD current is the value obtained
from the curves plus this additional current.
Gate Drive Regulator
FAN3278 incorporates internal regulators to regulate the
gate drive voltage. The output pin slew rate is
determined by this gate drive voltage and the load on
the output. It is not user adjustable, but a series resistor
can be added if a slower rise or fall time is needed at
the MOSFET gate.
Startup Operation
The FAN3278 startup logic is optimized to drive a ground-
referenced N-channel MOSFET with channel A and a
VDD-referenced P-channel MOSFET with channel B.
The optimum operating voltage of the FAN3278 is 8V to
27V. It has an internal “watchdog” circuit that provides a
loose UVLO turn-on voltage (VON) of approximately 3.8V
with a small hysteresis of about 10mV. However, it is
recommended that VDD is greater than 4.75V in all
application circuits.
When the VDD supply voltage is below the level needed
to operate the internal circuitry, the outputs are biased
to hold the external MOSFETs in OFF state. Internal
100kΩ resistors bias the non-inverting output LOW and
the inverting output to VDD to keep the external
MOSFETs off during startup intervals when input control
signals may not be present.
Figure 18 shows startup waveforms for non-inverting
channel A. At power-up, the driver output for channel A
remains LOW until VDD reaches the voltage where the
device starts operating, then OUTA operates in-phase
with INA.
Figure 18. Non-Inverting Startup Waveforms
Figure 19 illustrates startup waveforms for inverting
channel B. At power-up, the driver output for channel B
is tied to VDD through an internal 100kΩ resistor until
VDD reaches the voltage where the device starts
operating, then OUTB operates out of phase with INB.
Figure 19. Inverting Startup Waveforms
It is possible, during startup, before VDD has reached
approximately 4.5V, that the output pulse width may
take a few switching cycles to reach the full duty-cycle
of the input pulse. This is due to internal propagation
delays affecting the operation with higher switching
frequency (e.g. >100kHz) and slow VDD ramp-up (e.g.
<20V/ms). For this reason, it is recommended that VDD
should be greater than 4.75V before any INA or INB
signals are present.
For high-frequency applications (several hundred kHz
up to 1MHz), where the above recommendation of VDD
> 4.75V is not possible, the use of ENABLES to
actively hold the outputs LOW until VDD > 4.75V
assures the driver output pulse width follows the input
from 4.75V up to 28V.


Codice articolo simile - FAN3223T

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Fairchild Semiconductor
FAN3223T FAIRCHILD-FAN3223T Datasheet
465Kb / 12P
   Application Review and Comparative Evaluation of Low-Side Gate Drivers
FAN3223T FAIRCHILD-FAN3223T Datasheet
1Mb / 22P
   Single 2A High-Speed, Low-Side Gate Driver
FAN3223T FAIRCHILD-FAN3223T Datasheet
1Mb / 18P
   Single 1A High-Speed, Low-Side Gate Driver
FAN3223T FAIRCHILD-FAN3223T Datasheet
1Mb / 18P
   Dual-4A, High-Speed, Low-Side Gate Drivers
FAN3223T FAIRCHILD-FAN3223T Datasheet
1Mb / 18P
   Dual-2A, High-Speed, Low-Side Gate Drivers
More results

Descrizione simile - FAN3223T

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
ON Semiconductor
FAN3278 ONSEMI-FAN3278 Datasheet
769Kb / 17P
   30V PMOS-NMOS Bridge Driver
July 2012 Rev. 1.0.1
FAN3268 ONSEMI-FAN3268 Datasheet
1Mb / 17P
   2A Low-Voltage PMOS-NMOS Bridge Driver
September-2017, Rev. 2
logo
Fairchild Semiconductor
FAN3268 FAIRCHILD-FAN3268_11 Datasheet
1Mb / 16P
   2A Low-Voltage PMOS-NMOS Bridge Driver
FAN3268 FAIRCHILD-FAN3268 Datasheet
815Kb / 16P
   2A Low-Voltage PMOS-NMOS Bridge Driver
logo
AVAGO TECHNOLOGIES LIMI...
ACPL-339J AVAGO-ACPL-339J Datasheet
948Kb / 23P
   Dual output drive for external NMOS and PMOS buffer
logo
New Japan Radio
NJW4800 NJRC-NJW4800 Datasheet
218Kb / 16P
   30V/4A Half Bridge Driver
logo
List of Unclassifed Man...
MC1203N ETC-MC1203N Datasheet
281Kb / 4P
   LSI PMOS
logo
STMicroelectronics
L9959 STMICROELECTRONICS-L9959 Datasheet
828Kb / 49P
   Single and dual PMOS high-side H-bridge
October 2015 Rev 2
L9959S STMICROELECTRONICS-L9959S Datasheet
1Mb / 43P
   Single and dual PMOS high-side H-bridge
September 2013 Rev 6
logo
Hamamatsu Corporation
C7885 HAMAMATSU-C7885 Datasheet
219Kb / 4P
   Driver circuit for NMOS linear image sensor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com