Motore di ricerca datesheet componenti elettronici |
|
CS8427-CZZ Scheda tecnica(PDF) 7 Page - Cirrus Logic |
|
CS8427-CZZ Scheda tecnica(HTML) 7 Page - Cirrus Logic |
7 / 60 page CS8427 DS477F5 7 SWITCHING CHARACTERISTICS Inputs: Logic 0 = 0 V, Logic 1 = VL+; CL = 20 pF. Notes: 6. Cycle-to-cycle locking to RXP/RXN using 32 to 96 kHz external PLL filter components. 7. PLL is bypassed (RXD1:0 bits in the Clock Source Control register set to 10b), clock is input to the RMCK pin. Parameter Symbol Min Typ Max Units RST pin Low Pulse Width 200 - - μs OMCK Frequency for OMCK = 512 * Fso 4.1 - 55.3 MHz OMCK Low and High Width for OMCK = 512 * Fso 7.2 - - ns OMCK Frequency for OMCK = 384 * Fso 3.1 - 41.5 MHz OMCK Low and High Width for OMCK = 384 * Fso 10.8 - - ns OMCK Frequency for OMCK = 256 * Fso 2.0 - 27.7 MHz OMCK Low and High Width for OMCK = 256 * Fso 14.4 - - ns PLL Clock Recovery Sample Rate Range 8.0 - 108.0 kHz RMCK output jitter (Note 6) - 200 - ps RMS RMCK output duty cycle 40 50 60 % RMCK Input Frequency (Note 7) 1.8 - 27.7 MHz RMCK Input Low and High Width (Note 7) 14.4 - - ns AES3 Transmitter Output Jitter - - 1 ns |
Codice articolo simile - CS8427-CZZ |
|
Descrizione simile - CS8427-CZZ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |