Motore di ricerca datesheet componenti elettronici |
|
74LVC1G74DP Scheda tecnica(PDF) 10 Page - NXP Semiconductors |
|
74LVC1G74DP Scheda tecnica(HTML) 10 Page - NXP Semiconductors |
10 / 21 page 74LVC1G74_8 © NXP B.V. 2009. All rights reserved. Product data sheet Rev. 08 — 3 December 2009 10 of 21 NXP Semiconductors 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger 12. Waveforms Measurement points are given in Table 10. The shaded areas indicate when the input is permitted to change for predictable output performance. VOL and VOH are typical output voltage levels that occur with the output load. Fig 8. The clock input (CP) to output (Q, Q) propagation delays, the clock pulse width, the D to CP set-up, the CP to D hold times and the maximum frequency mnb141 th tsu th tPHL tPHL tPLH tPLH tsu 1/fmax tW VM VM VM VI GND VM VI GND CP input D input VOH VOL Q output VOH VOL Q output Table 10. Measurement points Supply voltage Input Output VCC VM VM 1.65 V to 1.95 V 0.5 × VCC 0.5 × VCC 2.3 V to 2.7 V 0.5 × VCC 0.5 × VCC 2.7 V 1.5 V 1.5 V 3.0 V to 3.6 V 1.5 V 1.5 V 4.5 V to 5.5 V 0.5 × VCC 0.5 × VCC |
Codice articolo simile - 74LVC1G74DP |
|
Descrizione simile - 74LVC1G74DP |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |