Motore di ricerca datesheet componenti elettronici |
|
SS8018 Scheda tecnica(PDF) 9 Page - Silicon Standard Corp. |
|
SS8018 Scheda tecnica(HTML) 9 Page - Silicon Standard Corp. |
9 / 14 page www.SiliconStandard.com 9 of 14 SS8018 Slave Address The SS8018 appears to the SMBus as one device hav- ing a common address for both ADC channels. The SS8018 device address is set to 1001100. The SS8018 also responds to the SMBus Alert Re- sponse slave address (see the Alert Response Address section). One-Shot Register The One-shot register is to initiate a single conversion and comparison cycle when the device is in standby mode and auto conversion mode. The write operation to this register causes one-shot conversion and the data written to it is irrelevant and is not stored. Serial Bus Interface Reinitialization When SMBCLK is held low for more than 30ms (typical) during an SMBus communication, the SS8018 will reiniti- ate its bus interface and be ready for a new transmission. Alarm Threshold Registers Four registers store alarm threshold data, with high-temperature (THIGH) and low-temperature (TLOW) registers for each A/D channel. If either measured tem- perature equals or exceeds the corresponding alarm threshold value, an ALERT interrupt is asserted. The power-on-reset (POR) state of both THIGH registers is full scale (01010101, or +85 °C). The POR state of both TLOW registers is 0 °C. Diode Fault Alarm There is a fault detector at DXP that detects whether the remote diode has an open-circuit condition. At the begin- ning of each conversion, the diode fault is checked, and the status byte is updated. This fault detector is a simple voltage detector. If DXP rises above VCC – 1V (typical) due to the diode current source, a fault is detected and the device alarms through pulling ALERT low while the remote temperature reading doesn’t update in this condi- tion. Note that the diode fault isn’t checked until a conver- sion is initiated, so immediately after power-on reset the status byte indicates no fault is present, even if the diode path is broken. If the remote channel is shorted (DXP to DXN or DXP to GND), the ADC reads 1000 0000(-128 °C) so as not to trip either the THIGH or TLOW alarms at their POR settings. ALERT Interrupts The ALERT interrupt output signal is latched and can only be cleared by reading the Alert Response address. Interrupts are generated in response to THIGH and TLOW comparisons and when the remote diode is discon- nected (for fault detection). The interrupt does not halt automatic conversions; new temperature data continues to be available over the SMBus interface after ALERT is asserted. The interrupt output pin is open-drain so that devices can share a common interrupt line. The interrupt rate can never exceed the conversion rate. The interface responds to the SMBus Alert Response address, an interrupt pointer return-address feature (see Alert Response Address section). Prior to taking correc- tive action, always check to ensure that an interrupt is valid by reading the current temperature. Alert Response Address The SMBus Alert Response interrupt pointer provides quick fault identification for simple slave devices that lack the complex, expensive logic needed to be a bus master. Upon receiving an ALERT interrupt signal, the host master can broadcast a Receive Byte transmission to the Alert Response slave address (0001 100). Then any slave device that generated an interrupt attempts to identify itself by putting its own address on the bus (Ta- ble 4). The Alert Response can activate several different slave devices simultaneously, similar to the SMBus General Call. If more than one slave attempts to respond, bus arbitration rules apply, and the device with the lower address code wins. The losing device does not generate an acknowledge and continues to hold the ALERT line low until serviced (implies that the host interrupt input is level-sensitive). Successful reading of the alert response address clears the interrupt latch. Table 4. Read Format for Alert Response Address (0001 100) BIT NAME 7(MSB) ADD7 6 ADD6 5 ADD5 4 ADD4 3 ADD3 2 ADD2 1 ADD1 0(LSB) 1 Rev.2.01 6/06/2003 |
Codice articolo simile - SS8018 |
|
Descrizione simile - SS8018 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |