Motore di ricerca datesheet componenti elettronici |
|
ADE7878ACPZ-RL Scheda tecnica(PDF) 8 Page - Analog Devices |
|
ADE7878ACPZ-RL Scheda tecnica(HTML) 8 Page - Analog Devices |
8 / 92 page ADE7878 Rev. 0 | Page 8 of 92 TIMING CHARACTERISTICS VDD = 3.3 V ± 10%, AGND = DGND = 0 V, on-chip reference, CLKIN = 16.384 MHz, TMIN to TMAX = −40°C to +85°C. Table 2. I2C-Compatible Interface Timing Parameter Standard Mode Fast Mode Parameter Symbol Min Max Min Max Unit SCL Clock Frequency fSCL 0 100 0 400 kHz Hold Time (Repeated) Start Condition tHD;STA 4.0 0.6 μs Low Period of SCL Clock tLOW 4.7 1.3 μs High Period of SCL Clock tHIGH 4.0 0.6 μs Set-Up Time for Repeated Start Condition tSU;STA 4.7 0.6 μs Data Hold Time tHD;DAT 0 3.45 0 0.9 μs Data Setup Time tSU;DAT 250 100 ns Rise Time of Both SDA and SCL Signals tr 1000 20 300 ns Fall Time of Both SDA and SCL Signals tf 300 20 300 ns Setup Time for Stop Condition tSU;STO 4.0 0.6 μs Bus Free Time Between a Stop and Start Condition tBUF 4.7 1.3 μs Pulse Width of Suppressed Spikes tSP N/A1 50 ns 1 N/A means not applicable. tF tr tHD;DAT tHD;STA tHIGH tSU;STA tSU;DAT tf tHD;STA tSP tSU;STO tr tBUF tLOW SDA SCLK START CONDITION REPEATED START CONDITION STOP CONDITION START CONDITION Figure 2. I2C-Compatible Interface Timing |
Codice articolo simile - ADE7878ACPZ-RL |
|
Descrizione simile - ADE7878ACPZ-RL |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |