11 / 14 page
STK16C88-3
Document Number: 001-50594 Rev. **
Page 11 of 14
Software Controlled STORE/RECALL Cycle
The software controlled STORE/RECALL cycle follows. [11, 12]
Parameter
Alt
Description
35 ns
Unit
Min
Max
tRC
tAVAV
STORE/RECALL Initiation Cycle Time
35
ns
tSA
[11]
tAVEL
Address Setup Time
0
ns
tCW
[11]
tELEH
Clock Pulse Width
25
ns
tHACE
[7, 11]
tELAX
Address Hold Time
20
ns
tRECALL
RECALL Duration
20
μs
Switching Waveforms
Figure 10. CE Controlled Software STORE/RECALL Cycle [12]
tRC
tRC
tSA
tSCE
tHACE
tSTORE / tRECALL
DATA VALID
DATA VALID
6
#
S
S
E
R
D
D
A
1
#
S
S
E
R
D
D
A
HIGH IMPEDANCE
ADDRESS
CE
OE
DQ (DATA)
Notes
11. The software sequence is clocked on the falling edge of CE without involving OE (double clocking will abort the sequence).
12. The six consecutive addresses must be read in the order listed in the Mode Selection table. WE must be HIGH during all six consecutive cycles.
[+] Feedback
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
