Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

CDCF2509 Scheda tecnica(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
Il numero della parte CDCF2509
Spiegazioni elettronici  3.3-V PHASE-LOCK LOOP CLOCK DRIVER
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo TI - Texas Instruments

CDCF2509 Scheda tecnica(HTML) 1 Page - Texas Instruments

  CDCF2509 Datasheet HTML 1Page - Texas Instruments CDCF2509 Datasheet HTML 2Page - Texas Instruments CDCF2509 Datasheet HTML 3Page - Texas Instruments CDCF2509 Datasheet HTML 4Page - Texas Instruments CDCF2509 Datasheet HTML 5Page - Texas Instruments CDCF2509 Datasheet HTML 6Page - Texas Instruments CDCF2509 Datasheet HTML 7Page - Texas Instruments CDCF2509 Datasheet HTML 8Page - Texas Instruments CDCF2509 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 11 page
background image
CDCF2509
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
SCAS624A – APRIL 1999 REVISED MAY 1999
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Designed to Meet PC133 SDRAM
Registered DIMM Specification Rev. 0.9
D Spread Spectrum Clock Compatible
D Operating Frequency 25 MHz to 140 MHz
D Static tPhase Error Distribution at 66MHz to
133 MHz is
±125 ps
D Jitter (cyc – cyc) at 66 MHz to 133 MHz is
|70| ps
D Available in Plastic 24-Pin TSSOP
D Phase-Lock Loop Clock Distribution for
Synchronous DRAM Applications
D Distributes One Clock Input to One Bank of
Five and One Bank of Four Outputs
D Separate Output Enable for Each Output
Bank
D External Feedback (FBIN) Terminal Is Used
to Synchronize the Outputs to the Clock
Input
D On-Chip Series Damping Resistors
D No External RC Network Required
D Operates at 3.3 V
description
The CDCF2509 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL
to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.
It is specifically designed for use with synchronous DRAMs. The CDCF2509 operates at 3.3 V VCC. It also
provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output
signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled
or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in
phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDCF2509 does not require external RC networks. The loop filter
for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDCF2509 requires a stabilization time to achieve phase lock of the
feedback signal to the reference signal. This stabilization time is required, following power up and application
of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback
signals. The PLL can be bypassed for test purposes by strapping AVCC to ground.
The CDCF2509 is characterized for operation from 0
°C to 85°C.
For application information refer to application reports
High Speed Distribution Design Techniques for
CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread
Spectrum Clocking (SSC) (literature number SCAA039).
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
© 1999, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
CLK
AVCC
VCC
2Y0
2Y1
GND
GND
2Y2
2Y3
VCC
2G
FBIN
1
2
3
4
5
6
7
8
9
10
11
12
AGND
VCC
1Y0
1Y1
1Y2
GND
GND
1Y3
1Y4
VCC
1G
FBOUT
24
23
22
21
20
19
18
17
16
15
14
13
PW PACKAGE
(TOP VIEW)


Codice articolo simile - CDCF2509

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
CDCF2509 TI1-CDCF2509 Datasheet
638Kb / 15P
[Old version datasheet]   3.3V Phase-Lock Loop Clock Driver
CDCF2509 TI1-CDCF2509 Datasheet
641Kb / 15P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCF2509PW TI1-CDCF2509PW Datasheet
638Kb / 15P
[Old version datasheet]   3.3V Phase-Lock Loop Clock Driver
CDCF2509PWG4 TI1-CDCF2509PWG4 Datasheet
638Kb / 15P
[Old version datasheet]   3.3V Phase-Lock Loop Clock Driver
CDCF2509PWR TI1-CDCF2509PWR Datasheet
638Kb / 15P
[Old version datasheet]   3.3V Phase-Lock Loop Clock Driver
More results

Descrizione simile - CDCF2509

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
CDC2510 TI-CDC2510 Datasheet
131Kb / 9P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
logo
Hitachi Semiconductor
HD74CDC2510B HITACHI-HD74CDC2510B Datasheet
45Kb / 11P
   3.3-V Phase-lock Loop Clock Driver
logo
Texas Instruments
CDCF2509 TI1-CDCF2509_17 Datasheet
641Kb / 15P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF2505 TI-CDCVF2505 Datasheet
207Kb / 10P
[Old version datasheet]   3.3-V CLOCK PHASE-LOCK LOOP CLOCK DRIVER
CDC2509 TI-CDC2509 Datasheet
132Kb / 9P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2509C TI-CDC2509C Datasheet
180Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2510B TI-CDC2510B Datasheet
146Kb / 10P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2510C TI-CDC2510C Datasheet
180Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC509 TI1-CDC509_15 Datasheet
612Kb / 13P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
logo
Hitachi Semiconductor
HD74CDC2509B HITACHI-HD74CDC2509B Datasheet
42Kb / 11P
   3.3-V Phase-lock Loop Clock Driver
logo
Texas Instruments
CDC2509B TI-CDC2509B Datasheet
147Kb / 10P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com