Motore di ricerca datesheet componenti elettronici |
|
LC890561W Scheda tecnica(PDF) 1 Page - Sanyo Semicon Device |
|
LC890561W Scheda tecnica(HTML) 1 Page - Sanyo Semicon Device |
1 / 47 page 92706 / D0205 MS IM No.8226-1/47 LC890561W Overview The LC890561W is an audio LSI that synchronizes with the input signal and demodulates the signal into the normal format signal during data transmission between digital audio devices via the IEC60958 and EIAJ CP-1201. It supports sampling frequencies of up to 192kHz. It is replaceable with the existing LC89056W by devising the mounting board. The LC890561W has a build-in data buffer memory that allows a lip synchronization function. It allows the audio data output to be delayed after demodulation. The LC890561W is applicable to the reception of digital data transmission, such as AV amplifier, AV receiver and car audio. 1. Features • Built-in PLL circuit to synchronize with transferred input bi-phase signal. • Built-in PLL error lock prevention circuit for accurate locking. • Equipped with three S/PDIF data input pins that support TTL input port of 5V interface. • Receives sampling frequencies of 32kHz to 192kHz. • Outputs the following clocks: 512fs, 384fs, 256fs, 64fs and fs. • Outputs the fs information of 32kHz, 44.1kHz, 48kHz, 88.2kHz, 96kHz 176.4kHz and 192kHz. • Built-in oscillation amplifier: 24.57MHz or 12.28MHz • Outputs transitional period signal where VCO clock and oscillation amplifier clock are switched. • Outputs up to 24bits of data. Also supports 24bit I 2S data. • Built-in SRAM of 24576word × 24bit to allow delay of output data. • Two types of data output pins to set delay or not delay of output data. • Contains the pin that outputs the delay setting state of output data. • Contains the output pin for bit 1 (Non-PCM data detection bit) of channel status. • Outputs channel status emphasis information. • Outputs update flag for first 48bits of channel status. • Outputs synchronization signal for burst preambles Pa, Pb, Pc and Pd. • Outputs validity flag. • Switching of the serial audio input data and recovery data is possible. • The delay setting of output data for serial audio data input is possible. Continued on next page. Ordering number : EN*8226 CMOS IC Digital Audio Interface Receiver with Built-in Data Buffer Memory Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications. SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein. |
Codice articolo simile - LC890561W |
|
Descrizione simile - LC890561W |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |