Motore di ricerca datesheet componenti elettronici |
|
LC4064ZC-5T48I Scheda tecnica(PDF) 4 Page - Lattice Semiconductor |
|
LC4064ZC-5T48I Scheda tecnica(HTML) 4 Page - Lattice Semiconductor |
4 / 99 page Lattice Semiconductor ispMACH 4000V/B/C/Z Family Data Sheet 4 Figure 2. Generic Logic Block AND Array The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be con- nected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being fed to the macrocells. Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0. There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND Array. 36 Inputs from GRP To GRP To Product Term Output Enable Sharing 1+OE Clock Generator 1+OE 1+OE 1+OE 1+OE 1+OE 1+OE 1+OE |
Codice articolo simile - LC4064ZC-5T48I |
|
Descrizione simile - LC4064ZC-5T48I |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |